twweeb / VLSI-Physical-Design-AutomationLinks
Courseworks of CS6165 VLSI Physical Design Automation, NTHU.
☆49Updated 4 years ago
Alternatives and similar repositories for VLSI-Physical-Design-Automation
Users that are interested in VLSI-Physical-Design-Automation are comparing it to the libraries listed below
Sorting:
- VLSI EDA Global Router☆75Updated 7 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆96Updated 3 months ago
- Open Source Detailed Placement engine☆39Updated 5 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆43Updated 6 years ago
- ☆23Updated 11 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 9 months ago
- ☆77Updated 4 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- ☆47Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- EDA physical synthesis optimization kit☆62Updated last year
- DATC RDF☆50Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 6 months ago
- ☆88Updated 4 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆112Updated 4 years ago
- ☆12Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- A LEF/DEF Utility.☆32Updated 6 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆183Updated 5 months ago
- Global Router Built for ICCAD Contest 2019☆32Updated 5 years ago
- Circuit release of the MAGICAL project☆39Updated 5 years ago
- ☆34Updated 4 years ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆42Updated last month
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆31Updated 2 years ago
- ☆27Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- ☆31Updated 3 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago