twweeb / VLSI-Physical-Design-Automation
Courseworks of CS6165 VLSI Physical Design Automation, NTHU.
☆41Updated 4 years ago
Alternatives and similar repositories for VLSI-Physical-Design-Automation
Users that are interested in VLSI-Physical-Design-Automation are comparing it to the libraries listed below
Sorting:
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆41Updated 6 years ago
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆35Updated last week
- VLSI EDA Global Router☆73Updated 7 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆47Updated 3 months ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- ☆31Updated 3 years ago
- ☆24Updated last year
- ☆43Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆58Updated last week
- reference block design for the ASAP7nm library in Cadence Innovus☆43Updated 10 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- DATC RDF☆50Updated 4 years ago
- EDA physical synthesis optimization kit☆54Updated last year
- An analytical VLSI placer☆28Updated 3 years ago
- ☆25Updated last year
- ☆29Updated last year
- A LEF/DEF Utility.☆28Updated 5 years ago
- ICCAD-2021-B☆12Updated 3 years ago
- ☆52Updated 7 months ago
- Artificial Netlist Generator☆39Updated last year
- ☆22Updated 6 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆101Updated 4 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆12Updated 3 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆27Updated last year
- ☆11Updated 11 months ago
- ☆80Updated last month