twweeb / VLSI-Physical-Design-AutomationLinks
Courseworks of CS6165 VLSI Physical Design Automation, NTHU.
☆49Updated 4 years ago
Alternatives and similar repositories for VLSI-Physical-Design-Automation
Users that are interested in VLSI-Physical-Design-Automation are comparing it to the libraries listed below
Sorting:
- Physical Design Flow from RTL to GDS using Opensource tools.☆114Updated 5 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆103Updated 5 months ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆43Updated 6 years ago
- ☆49Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 10 months ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- Collection of digital hardware modules & projects (benchmarks)☆74Updated this week
- ☆89Updated 5 months ago
- Introductory course into static timing analysis (STA).☆99Updated 5 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆52Updated last year
- VLSI EDA Global Router☆77Updated 7 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 5 years ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆42Updated 3 months ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- A LEF/DEF Utility.☆32Updated 6 years ago
- EDA physical synthesis optimization kit☆63Updated 2 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆192Updated 5 years ago
- Artificial Netlist Generator☆44Updated last year
- ☆23Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆88Updated 7 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆162Updated 7 months ago
- ☆77Updated 5 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆33Updated 2 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆81Updated 3 years ago
- ☆15Updated 3 years ago
- ☆29Updated last year
- ☆36Updated 2 years ago