twweeb / VLSI-Physical-Design-AutomationLinks
Courseworks of CS6165 VLSI Physical Design Automation, NTHU.
☆50Updated 4 years ago
Alternatives and similar repositories for VLSI-Physical-Design-Automation
Users that are interested in VLSI-Physical-Design-Automation are comparing it to the libraries listed below
Sorting:
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆42Updated 4 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆104Updated 6 months ago
- Collection of digital hardware modules & projects (benchmarks)☆75Updated last month
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆45Updated 7 years ago
- ☆91Updated 7 months ago
- VLSI EDA Global Router☆79Updated 7 years ago
- Artificial Netlist Generator☆46Updated last year
- ☆78Updated 2 weeks ago
- ☆29Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 6 years ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- ☆97Updated 6 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated last year
- ☆49Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆53Updated last year
- This is a tutorial on standard digital design flow☆83Updated 4 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆117Updated 5 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆55Updated last year
- ☆26Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆189Updated 8 months ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 8 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- DATC RDF☆50Updated 5 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- ☆26Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆64Updated 7 months ago
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- A free standard cell library for SDDS-NCL circuits☆28Updated 2 years ago