☆15Mar 22, 2022Updated 4 years ago
Alternatives and similar repositories for anaroute
Users that are interested in anaroute are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Intel's Analog Detailed Router☆43Jul 18, 2019Updated 7 years ago
- ☆18May 23, 2021Updated 5 years ago
- ☆27Apr 24, 2021Updated 5 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆30Apr 8, 2023Updated 3 years ago
- Analog Placement Quality Prediction☆26Mar 24, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆22Dec 20, 2018Updated 7 years ago
- UCSD Detailed Router☆98Jan 5, 2021Updated 5 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆27Mar 11, 2023Updated 3 years ago
- ☆21Nov 29, 2022Updated 3 years ago
- ☆11Apr 8, 2025Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆96Aug 22, 2024Updated last year
- Reinforcement learning assisted analog layout design flow.☆38Jul 29, 2024Updated last year
- ☆28Feb 7, 2022Updated 4 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆148Mar 20, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Analog and mixed-signal automatic placer☆14Feb 14, 2023Updated 3 years ago
- ☆370Jul 5, 2026Updated 2 weeks ago
- ☆18Apr 2, 2026Updated 3 months ago
- Machine Generated Analog IC Layout☆291Apr 24, 2024Updated 2 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆62Apr 22, 2022Updated 4 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Apr 7, 2023Updated 3 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆25May 8, 2020Updated 6 years ago
- RePlAce global placement tool☆255Aug 13, 2020Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆152Feb 27, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆40May 8, 2025Updated last year
- ☆36Aug 23, 2022Updated 3 years ago
- Cell layout generation (MH Multiheight) for DTCO/STCO exploration toolkit.☆15Oct 6, 2025Updated 9 months ago
- A curated, community-maintained list of ML/LLM research and tools for integrated-circuit design — across the full flow.☆20Jun 30, 2026Updated 2 weeks ago
- A parallel global router using the Galois framework☆31Apr 6, 2026Updated 3 months ago
- Comparative Analysis of Graph Neural Networks for Node Regression task on Wiki-Squirrel dataset (Bachelor's Research Project)☆13Nov 6, 2025Updated 8 months ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆31Dec 16, 2020Updated 5 years ago
- ☆10Jul 11, 2018Updated 8 years ago
- ☆19May 22, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Deep learning toolkit-enabled VLSI placement☆1,029Updated this week
- Logic Synthesis and Verification: Programming Assignments☆16Dec 28, 2025Updated 6 months ago
- Qrouter detail router for digital ASIC designs☆58Nov 13, 2025Updated 8 months ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆18Oct 30, 2023Updated 2 years ago
- A Design Rule Checker with GPU Acceleration☆65Sep 15, 2023Updated 2 years ago
- Export yolov5 model to run on cpu using tflite☆14Aug 12, 2021Updated 4 years ago
- Reinforcement learning assisted analog layout design flow.☆29Jun 17, 2024Updated 2 years ago