SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)
☆28Apr 8, 2023Updated 2 years ago
Alternatives and similar repositories for SAGERoute
Users that are interested in SAGERoute are comparing it to the libraries listed below
Sorting:
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆26Aug 29, 2024Updated last year
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- ☆18May 23, 2021Updated 4 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- Analog Placement Quality Prediction☆25Mar 24, 2023Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆192May 19, 2025Updated 9 months ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Jun 9, 2021Updated 4 years ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆28Dec 16, 2020Updated 5 years ago
- Benchmark Generator for Global Routing☆13Jul 18, 2019Updated 6 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆59Apr 22, 2022Updated 3 years ago
- ☆11Feb 1, 2022Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆34Mar 20, 2020Updated 5 years ago
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 3 months ago
- RePlAce global placement tool☆246Aug 13, 2020Updated 5 years ago
- ☆19Nov 29, 2022Updated 3 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Apr 7, 2023Updated 2 years ago
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆17Jun 3, 2023Updated 2 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Aug 11, 2020Updated 5 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆53Nov 4, 2024Updated last year
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Applying Deep Q-learning for Global Routing☆130Sep 15, 2020Updated 5 years ago
- ☆33Aug 23, 2022Updated 3 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Feb 27, 2023Updated 3 years ago
- Deep learning toolkit-enabled VLSI placement☆947Feb 19, 2026Updated last week
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆50Jan 23, 2021Updated 5 years ago
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- ☆339Jan 13, 2026Updated last month
- Android Automotive Testapp☆13Feb 10, 2023Updated 3 years ago
- A Design Rule Checker with GPU Acceleration☆61Sep 15, 2023Updated 2 years ago
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- RV-Link: In application debugger for RISC-V micro-controllers, RISC-V emulator, running on RISC-V development boards (e.g. Sipeed Longan …☆31Feb 10, 2021Updated 5 years ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆451Jul 17, 2025Updated 7 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆156Jan 16, 2026Updated last month
- ☆35Jul 23, 2020Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- 指纹识别测温系统物联网Web项目☆10Apr 23, 2023Updated 2 years ago
- ☆42Jun 1, 2021Updated 4 years ago
- ☆15Dec 28, 2024Updated last year
- ☆11Apr 18, 2024Updated last year