PKU-IDEA / SAGERouteLinks
SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)
☆21Updated 2 years ago
Alternatives and similar repositories for SAGERoute
Users that are interested in SAGERoute are comparing it to the libraries listed below
Sorting:
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 9 months ago
- Analog Placement Quality Prediction☆21Updated 2 years ago
- ☆20Updated 2 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- ☆31Updated 3 years ago
- A Design Rule Checker with GPU Acceleration☆49Updated last year
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- ☆72Updated 5 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated last month
- ☆44Updated last year
- DATC RDF☆50Updated 4 years ago
- ☆24Updated 4 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 9 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- A LEF/DEF Utility.☆30Updated 5 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆44Updated 3 weeks ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆122Updated last week
- UCSD Detailed Router☆87Updated 4 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Analog and mixed-signal automatic placer☆11Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆55Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- DATC Robust Design Flow.☆37Updated 5 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- ☆44Updated this week
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- GPU-based logic synthesis tool☆81Updated 10 months ago
- VLSI EDA Global Router☆73Updated 7 years ago