PKU-IDEA / SAGERouteLinks
SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)
☆21Updated 2 years ago
Alternatives and similar repositories for SAGERoute
Users that are interested in SAGERoute are comparing it to the libraries listed below
Sorting:
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 10 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆172Updated last month
- UCSD Detailed Router☆89Updated 4 years ago
- Machine Generated Analog IC Layout☆239Updated last year
- Analog Placement Quality Prediction☆22Updated 2 years ago
- ☆31Updated 3 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆128Updated 3 weeks ago
- VLSI EDA Global Router☆73Updated 7 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆150Updated 2 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆43Updated 8 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆127Updated 11 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆56Updated 4 years ago
- DATC RDF☆51Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆20Updated 2 years ago
- A parallel global router using the Galois framework☆29Updated 2 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆45Updated last month
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆163Updated last month
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated 2 months ago
- ☆30Updated last year
- ☆44Updated last year
- ☆23Updated 8 months ago
- RePlAce global placement tool☆236Updated 4 years ago
- ☆73Updated last month
- Circuit release of the MAGICAL project☆35Updated 5 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆92Updated 2 weeks ago