SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)
☆28Apr 8, 2023Updated 3 years ago
Alternatives and similar repositories for SAGERoute
Users that are interested in SAGERoute are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Intel's Analog Detailed Router☆42Jul 18, 2019Updated 6 years ago
- Machine Generated Analog IC Layout☆286Apr 24, 2024Updated 2 years ago
- ☆12Aug 18, 2023Updated 2 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆29Dec 16, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Apr 7, 2023Updated 3 years ago
- ☆18May 23, 2021Updated 5 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Jun 9, 2021Updated 4 years ago
- Analog Placement Quality Prediction☆26Mar 24, 2023Updated 3 years ago
- Benchmark Generator for Global Routing☆13Jul 18, 2019Updated 6 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆62Apr 22, 2022Updated 4 years ago
- NanoPlaceR: An open-source framework for placement and routing of Field-coupled Nanotechnologies based on reinforcement learning.☆20Nov 21, 2025Updated 6 months ago
- ☆11Feb 1, 2022Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆34Mar 20, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 6 months ago
- ☆21Nov 29, 2022Updated 3 years ago
- RePlAce global placement tool☆252Aug 13, 2020Updated 5 years ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆32Oct 28, 2024Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆147Feb 27, 2023Updated 3 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆176Apr 25, 2025Updated last year
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- ☆361May 8, 2026Updated 2 weeks ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆36Aug 23, 2022Updated 3 years ago
- Applying Deep Q-learning for Global Routing☆131Sep 15, 2020Updated 5 years ago
- [ICCAD 22]DeePEB: A neural network based PEB solver☆12Feb 17, 2023Updated 3 years ago
- Deep learning toolkit-enabled VLSI placement☆999Apr 24, 2026Updated last month
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆50Jan 23, 2021Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆145Mar 20, 2023Updated 3 years ago
- ☆26Dec 1, 2025Updated 5 months ago
- UCSD Detailed Router☆97Jan 5, 2021Updated 5 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆18Aug 26, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- A Design Rule Checker with GPU Acceleration☆63Sep 15, 2023Updated 2 years ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆480May 17, 2026Updated last week
- Comparative Analysis of Graph Neural Networks for Node Regression task on Wiki-Squirrel dataset (Bachelor's Research Project)☆13Nov 6, 2025Updated 6 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Dec 20, 2018Updated 7 years ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆24Aug 11, 2020Updated 5 years ago