PKU-IDEA / SAGERoute
SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)
☆19Updated last year
Related projects ⓘ
Alternatives and complementary repositories for SAGERoute
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆19Updated 2 months ago
- Analog Placement Quality Prediction☆19Updated last year
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 5 years ago
- ☆28Updated 2 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆99Updated 4 months ago
- A parallel global router using the Galois framework☆25Updated last year
- ☆17Updated last year
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆128Updated 5 months ago
- A Design Rule Checker with GPU Acceleration☆43Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated 3 weeks ago
- GPU-based logic synthesis tool☆68Updated 4 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆121Updated last year
- ☆29Updated last year
- ☆36Updated 7 months ago
- ☆25Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆128Updated last year
- Intel's Analog Detailed Router☆37Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆52Updated 4 years ago
- ☆72Updated last month
- DATC RDF☆48Updated 4 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆19Updated 2 weeks ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆36Updated last month
- DATC Robust Design Flow.☆37Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆97Updated 8 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago
- VLSI EDA Global Router☆68Updated 6 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆116Updated last month
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆147Updated last year
- UCSD Detailed Router☆79Updated 3 years ago