SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)
☆32Apr 8, 2023Updated 3 years ago
Alternatives and similar repositories for SAGERoute
Users that are interested in SAGERoute are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Apr 2, 2024Updated 2 years ago
- BAG3 analog generators.☆11Jul 26, 2024Updated 2 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆11Aug 19, 2024Updated 2 years ago
- Intel's Analog Detailed Router☆43Jul 18, 2019Updated 7 years ago
- Machine Generated Analog IC Layout☆304Apr 24, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆17Apr 7, 2023Updated 3 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆199May 19, 2025Updated last year
- ☆18May 23, 2021Updated 5 years ago
- ☆12Aug 18, 2023Updated 3 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Jun 9, 2021Updated 5 years ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆31Dec 16, 2020Updated 5 years ago
- ☆26Nov 25, 2024Updated last year
- ☆22Nov 29, 2022Updated 3 years ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆30Oct 28, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Analog Placement Quality Prediction☆26Mar 24, 2023Updated 3 years ago
- Benchmark Generator for Global Routing☆13Jul 18, 2019Updated 7 years ago
- ☆403Sep 15, 2026Updated last month
- ☆15Jul 6, 2026Updated 3 months ago
- ☆11Feb 1, 2022Updated 4 years ago
- ☆23May 26, 2026Updated 5 months ago
- Analog and mixed-signal automatic placer☆14Feb 14, 2023Updated 3 years ago
- Deep learning toolkit-enabled VLSI placement☆1,060Jul 18, 2026Updated 3 months ago
- Global Router Built for ICCAD Contest 2019☆35Mar 20, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆63Apr 22, 2022Updated 4 years ago
- Qrouter detail router for digital ASIC designs☆60Nov 13, 2025Updated 11 months ago
- ☆14Aug 16, 2025Updated last year
- Reinforcement learning assisted analog layout design flow.☆41Jul 29, 2024Updated 2 years ago
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆109Jan 28, 2025Updated last year
- just checking☆26Jun 29, 2022Updated 4 years ago
- NanoPlaceR: An open-source framework for placement and routing of Field-coupled Nanotechnologies based on reinforcement learning.☆20Updated this week
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆18Jun 3, 2023Updated 3 years ago
- [ASPDAC23] High Dimensional Yield Estimation using Shrinkage Deep Features and Maximization of Integral Entropy Reduction☆14Oct 9, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆21Updated this week
- ☆18Sep 22, 2026Updated last month
- ☆16Mar 17, 2026Updated 7 months ago
- ICCAD contest - System-level FPGA Routing with Timing Division Multiplexing Technique☆13Sep 6, 2019Updated 7 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆166Feb 27, 2023Updated 3 years ago
- RePlAce global placement tool☆255Aug 13, 2020Updated 6 years ago
- Agent skills for analog circuit symbol and schematic drawing in virtuoso, including drawing procedures, geometry checks and SVG examples.☆18Oct 22, 2026Updated last week