limbo018 / OpenMPL
An open multiple patterning framework
☆68Updated 4 months ago
Related projects: ⓘ
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆140Updated 11 months ago
- Global Router Built for ICCAD Contest 2019☆29Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆50Updated 4 years ago
- UCSD Detailed Router☆79Updated 3 years ago
- A Design Rule Checker with GPU Acceleration☆36Updated last year
- EDA physical synthesis optimization kit☆49Updated 10 months ago
- A parallel global router using the Galois framework☆25Updated last year
- A LEF/DEF Utility.☆26Updated 5 years ago
- ☆17Updated last year
- Circuit release of the MAGICAL project☆28Updated 4 years ago
- EDA wiki☆48Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆118Updated last year
- DATC RDF☆48Updated 4 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆50Updated 2 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆110Updated last year
- DATC Robust Design Flow.☆37Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆96Updated 6 months ago
- ☆87Updated 5 years ago
- IDEA project source files☆93Updated 2 weeks ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆53Updated 3 months ago
- ☆35Updated last week
- Delay Calculation ToolKit☆26Updated 2 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆44Updated 2 months ago
- Database and Tool Framework for EDA☆101Updated 3 years ago
- An infrastructure for integrated EDA☆38Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆45Updated last year
- Open Source Detailed Placement engine☆32Updated 4 years ago
- ☆28Updated 4 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆37Updated 5 years ago
- ☆95Updated 4 years ago