limbo018 / OpenMPLLinks
An open multiple patterning framework
☆79Updated last year
Alternatives and similar repositories for OpenMPL
Users that are interested in OpenMPL are comparing it to the libraries listed below
Sorting:
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆183Updated 5 months ago
- Global Router Built for ICCAD Contest 2019☆32Updated 5 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆127Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- UCSD Detailed Router☆91Updated 4 years ago
- ☆93Updated 6 years ago
- Database and Tool Framework for EDA☆118Updated 4 years ago
- A Design Rule Checker with GPU Acceleration☆58Updated 2 years ago
- EDA physical synthesis optimization kit☆62Updated last year
- DATC Robust Design Flow.☆36Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- Circuit release of the MAGICAL project☆39Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- ☆106Updated 5 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- Macro placement tool for OpenROAD flow☆23Updated 5 years ago
- ☆31Updated 3 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- EDA wiki☆53Updated 2 years ago
- Delay Calculation ToolKit☆32Updated 3 years ago
- ☆35Updated 2 years ago
- Open Source Detailed Placement engine☆39Updated 5 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- OpenDesign Flow Database☆16Updated 6 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- A LEF/DEF Utility.☆32Updated 6 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆158Updated 6 months ago
- ☆77Updated 4 months ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆31Updated last year
- Annealing-based PCB placement tool☆39Updated 5 years ago