ISPD26 Contest: Post-Placement Buffering and Sizing
☆27Feb 13, 2026Updated 2 weeks ago
Alternatives and similar repositories for ISPD26-Contest
Users that are interested in ISPD26-Contest are comparing it to the libraries listed below
Sorting:
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- ☆20Sep 15, 2024Updated last year
- ☆44May 18, 2024Updated last year
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆13Mar 24, 2025Updated 11 months ago
- A collection of examples showcasing PyCDE and Mini RISC-V implementation.☆10Dec 14, 2025Updated 2 months ago
- [ASPDAC23] High Dimensional Yield Estimation using Shrinkage Deep Features and Maximization of Integral Entropy Reduction☆13Oct 9, 2022Updated 3 years ago
- PACE: Pacing Operator Learning to Accurate Optical Field Simulation for Complicated Photonic Devices, NeurIPs 2024☆16Dec 13, 2024Updated last year
- Perceptron-based branch predictor written in C++☆12Dec 14, 2016Updated 9 years ago
- ☆51Apr 8, 2024Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆81Jun 11, 2025Updated 8 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆53Nov 4, 2024Updated last year
- MLIR+EqSat☆25Jan 10, 2026Updated last month
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆14Sep 3, 2025Updated 5 months ago
- ☆10Apr 8, 2025Updated 10 months ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆49Jan 5, 2026Updated last month
- ☆21Oct 7, 2025Updated 4 months ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- GT3 PDK☆22Nov 14, 2025Updated 3 months ago
- ☆15Jun 30, 2024Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- ☆50Jan 3, 2024Updated 2 years ago
- egraph <-> json☆16Dec 29, 2025Updated 2 months ago
- Simple intermediate representation language for learning and research.☆20Mar 27, 2020Updated 5 years ago
- [ASICON'25] User-friendly lithography simulation engine for full-chip scale mask optimization☆38Dec 17, 2025Updated 2 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Nov 1, 2022Updated 3 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆156Jan 16, 2026Updated last month
- Pathfinder routing algorithm practice☆15May 2, 2017Updated 8 years ago
- ☆17Mar 26, 2025Updated 11 months ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Aug 26, 2024Updated last year
- An MLIR-based source-to-source automatic differentiation system.☆15Mar 30, 2023Updated 2 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆171Apr 25, 2025Updated 10 months ago
- ☆17Jul 2, 2024Updated last year
- MLIR backend for optimising graph algorithms☆17Mar 30, 2024Updated last year
- [NeurIPS 2022 Spotlight] MaskPlace: Fast Chip Placement via Reinforced Visual Representation Learning☆68Jan 5, 2026Updated last month
- Artifact repository for paper Automatic Generation of High-Performance Quantized Machine Learning Kernels☆17Oct 13, 2020Updated 5 years ago
- ☆23Nov 25, 2024Updated last year
- grayscale image vectorizer using pixel aligned halftoning☆17Nov 21, 2016Updated 9 years ago
- Using e-graphs for logic synthesis (ICCAD'25)☆32Updated this week
- Deep learning toolkit-enabled VLSI placement☆947Feb 19, 2026Updated last week