ABKGroup / ISPD26-ContestLinks
ISPD26 Contest: Post-Placement Buffering and Sizing
☆26Updated this week
Alternatives and similar repositories for ISPD26-Contest
Users that are interested in ISPD26-Contest are comparing it to the libraries listed below
Sorting:
- ☆48Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆149Updated 6 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆75Updated 7 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆136Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆60Updated 6 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆141Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆85Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated 2 weeks ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆31Updated 3 years ago
- The first version of TritonPart☆31Updated 2 years ago
- ☆35Updated 5 years ago
- Artificial Netlist Generator☆46Updated last year
- ☆27Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆108Updated last year
- GPU-based logic synthesis tool☆97Updated last month
- RePlAce global placement tool☆246Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated 11 months ago
- ☆91Updated 6 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆62Updated 7 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆141Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆189Updated 7 months ago
- Collection of digital hardware modules & projects (benchmarks)☆75Updated last month
- ☆24Updated last year
- ☆15Updated last year
- ☆39Updated 4 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆76Updated this week
- ☆10Updated 9 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- ☆20Updated 11 months ago