Alternatives and similar repositories for ISPD26-Contest

Users that are interested in ISPD26-Contest are comparing it to the libraries listed below

• geziangfinn / easyPlace
  Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS
  ☆53Updated last year
• TimingPredict / TimingPredict
  Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)
  ☆84Updated last year
• cuhk-eda / cu-gr-2
  ☆47Updated last year
• The-OpenROAD-Project / RePlAce
  RePlAce global placement tool
  ☆241Updated 5 years ago
• cuhk-eda / Xplace
  Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization
  ☆146Updated 5 months ago
• LQY404 / EDA-info
  the awesome work, project and lab of EDA (Electronic Design Automation). continue update...
  ☆25Updated last year
• ABKGroup / NanGate45-Synopsys-Enablement
  ☆23Updated 2 months ago
• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆44Updated last year
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆139Updated 2 years ago
• RsynTeam / rsyn-x
  Rsyn – An Extensible Physical Synthesis Framework
  ☆132Updated last year
• circuitnet / CircuitNet
  CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)
  ☆421Updated 4 months ago
• lamda-bbo / Efficient-TDP
  Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".
  ☆56Updated 5 months ago
• magical-eda / MAGICAL
  Machine Generated Analog IC Layout
  ☆260Updated last year
• TimingPredict / Dataset
  Timing prediction dataset download and instructions.
  ☆15Updated 2 years ago
• cuhk-eda / ripple
  Pin-Accessible Legalization for Mixed-Cell-Height Circuits
  ☆29Updated 3 years ago
• ycchen218 / EDA-IRdrop-Prediction
  This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.
  ☆33Updated 2 years ago
• ABKGroup / MBFFClustering
  ☆13Updated last year
• TILOS-AI-Institute / MacroPlacement
  Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source
  ☆287Updated 2 months ago
• magical-eda / UT-AnLay
  Analog Placement Quality Prediction
  ☆25Updated 2 years ago
• ASU-VDA-Lab / 2024_ICCAD_Contest_Gate_Sizing_Benchmark
  ☆23Updated last year
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆186Updated 6 months ago
• ALIGN-analoglayout / ALIGN-public
  ☆322Updated 4 months ago
• azadnaeemi / GT3
  GT3 PDK
  ☆18Updated 2 weeks ago
• mgwoo / RePlAce
  ☆10Updated 3 years ago
• cuhk-eda / dr-cu
  Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
  ☆139Updated 2 years ago
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆58Updated 10 months ago
• liangrj2014 / ISPD25_contest
  ☆10Updated 7 months ago
• NVlabs / INSTA
  ☆89Updated 5 months ago
• ABKGroup / TritonRoute-WXL
  ☆34Updated 5 years ago
• ABKGroup / PlacementEssentialReadings
  ☆58Updated 4 years ago