MIRALab-USTC / ChiPBench
ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms
☆18Updated last month
Related projects ⓘ
Alternatives and complementary repositories for ChiPBench
- ☆56Updated last year
- ☆29Updated last year
- ☆44Updated last month
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆113Updated last month
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆127Updated 4 months ago
- ☆28Updated 2 years ago
- ☆49Updated 2 weeks ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated last month
- ☆20Updated 6 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆115Updated last month
- A parallel global router using the Galois framework☆25Updated last year
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆58Updated 2 weeks ago
- ☆71Updated 3 weeks ago
- ☆27Updated 11 months ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆19Updated last year
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆97Updated 4 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated last week
- Artificial Netlist Generator☆32Updated 7 months ago
- Simple Python interface for ABC☆23Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆26Updated 4 years ago
- GPU-based logic synthesis tool☆67Updated 3 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆63Updated 2 months ago
- ☆49Updated 3 years ago
- ☆21Updated 4 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆121Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆128Updated last year
- ☆25Updated 4 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆39Updated last year
- DATC RDF☆48Updated 4 years ago