MIRALab-USTC / ChiPBenchLinks
ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms
☆49Updated 3 months ago
Alternatives and similar repositories for ChiPBench
Users that are interested in ChiPBench are comparing it to the libraries listed below
Sorting:
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆60Updated 6 months ago
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆35Updated last year
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆59Updated 3 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 5 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆149Updated 6 months ago
- ☆32Updated 2 years ago
- ☆97Updated 6 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆85Updated last year
- ☆24Updated last year
- ☆32Updated 4 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆53Updated 11 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆141Updated 2 years ago
- ☆67Updated 2 years ago
- Artificial Netlist Generator☆46Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆167Updated 8 months ago
- ☆77Updated this week
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆74Updated 5 months ago
- ☆71Updated 2 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆75Updated 6 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆294Updated 3 weeks ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- ☆39Updated 4 years ago
- The release for ICML 2023 paper☆51Updated last year
- ☆59Updated 7 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆141Updated 2 years ago
- ☆29Updated last year
- ☆60Updated 4 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆76Updated last month
- ☆111Updated last week
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Updated 2 years ago