MIRALab-USTC / ChiPBench
ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms
☆20Updated last month
Related projects ⓘ
Alternatives and complementary repositories for ChiPBench
- ☆29Updated last year
- ☆72Updated last month
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆40Updated last year
- ☆22Updated last week
- ☆56Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆115Updated last month
- ☆28Updated 2 years ago
- ☆45Updated last month
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆30Updated 2 weeks ago
- ☆20Updated 7 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆99Updated this week
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆118Updated last month
- Artificial Netlist Generator☆33Updated 8 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago
- Simple Python interface for ABC☆23Updated last year
- ☆53Updated last month
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆63Updated 3 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆128Updated 5 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆58Updated 3 weeks ago
- ☆15Updated 3 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆76Updated 3 weeks ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆123Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆26Updated 4 years ago
- ☆50Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆33Updated last week
- A parallel global router using the Galois framework☆26Updated last year
- DATC Robust Design Flow.☆37Updated 4 years ago
- GPU-based logic synthesis tool☆69Updated 4 months ago
- VLSI EDA Global Router☆69Updated 6 years ago