MIRALab-USTC / ChiPBench
ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms
☆37Updated 2 weeks ago
Alternatives and similar repositories for ChiPBench
Users that are interested in ChiPBench are comparing it to the libraries listed below
Sorting:
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆39Updated 2 months ago
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆24Updated 6 months ago
- ☆64Updated last year
- The release for ICML 2023 paper☆47Updated 10 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆53Updated 2 months ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆55Updated 3 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 8 months ago
- ☆31Updated 3 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆74Updated 8 months ago
- Simple Python interface for ABC☆23Updated last year
- ☆79Updated last month
- ☆28Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆16Updated last month
- ☆25Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆67Updated 6 months ago
- ☆29Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆120Updated this week
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆168Updated last year
- ☆22Updated 6 months ago
- ☆40Updated 2 weeks ago
- Artificial Netlist Generator☆39Updated last year
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆21Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆125Updated 7 months ago
- ☆18Updated 5 months ago
- ☆13Updated 10 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆47Updated 7 months ago
- GPU-based logic synthesis tool☆81Updated 9 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆147Updated 10 months ago