laiyao1 / ChiPFormerLinks
The release for ICML 2023 paper
☆48Updated last year
Alternatives and similar repositories for ChiPFormer
Users that are interested in ChiPFormer are comparing it to the libraries listed below
Sorting:
- ☆67Updated last year
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆264Updated last week
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆29Updated 8 months ago
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆176Updated last year
- Official implementation of NeurIPS'23 paper "Macro Placement by Wire-Mask-Guided Black-Box Optimization"☆26Updated 2 months ago
- ☆13Updated last year
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆42Updated last week
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆57Updated 3 years ago
- ☆16Updated last year
- ☆16Updated 4 years ago
- Simple Python interface for ABC☆23Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 11 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- ☆44Updated 2 years ago
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆17Updated 2 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆47Updated last month
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆166Updated last month
- Official implementation of NeurIPS'24 paper "Reinforcement Learning Policy as Macro Regulator Rather than Macro Placer".☆14Updated last month
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆133Updated last month
- ☆30Updated last year
- Artificial Netlist Generator☆39Updated last year
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆60Updated 3 weeks ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated 11 months ago
- ☆57Updated 4 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 11 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆275Updated 2 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated 2 weeks ago
- discrete gate sizing☆14Updated 4 years ago
- ☆70Updated 4 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆394Updated 3 weeks ago