iamywang / bp-security-frameworkLinks
Research Artifact for HPCA'24 Paper: *Modeling, Derivation, and Automated Analysis of Branch Predictor Security Vulnerabilities*.
☆11Updated 3 months ago
Alternatives and similar repositories for bp-security-framework
Users that are interested in bp-security-framework are comparing it to the libraries listed below
Sorting:
- Proof-of-concept implementation for the paper "SegScope: Probing Fine-grained Interrupts via Architectural Footprints" (HPCA'24)☆19Updated 2 weeks ago
- Tool for inferring cache replacement policies with automata learning. Uses LearnLib and Sketch.☆16Updated 5 years ago
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆26Updated last month
- HW interface for memory caches☆28Updated 5 years ago
- Proof-of-concept implementation for the paper "ThermalScope: A Practical Interrupt Side Channel Attack Based On Thermal Event Interrupts"…☆13Updated last year
- ☆16Updated 3 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 4 months ago
- ☆12Updated 10 months ago
- Proof-of-concept implementation for the paper "(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channel…☆27Updated 2 years ago
- ☆101Updated last year
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆27Updated 5 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Updated 7 months ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆33Updated 2 years ago
- Spectre variant 1 exploitation via PRIME+PROBE☆10Updated 6 years ago
- ☆22Updated 5 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆49Updated 9 months ago
- Proof-of-Concept of the Frontal Attack☆11Updated 2 years ago
- ☆14Updated 4 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆23Updated 3 years ago
- Code for the CCS 2022 paper "Microarchitectural Leakage Templates and Their Application to Cache-Based Side Channels".☆17Updated 3 years ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆46Updated 4 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Updated 4 years ago
- MIRAGE (USENIX Security 2021)☆14Updated 2 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆31Updated 7 months ago
- ☆34Updated 3 years ago
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆23Updated 6 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 4 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆22Updated 4 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆62Updated 3 years ago
- ☆44Updated 6 months ago