A Simple As Possible RISCV-32I core with debug module.
☆42Dec 1, 2019Updated 6 years ago
Alternatives and similar repositories for learn-rv32i-asap
Users that are interested in learn-rv32i-asap are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 7 years ago
- Counter Strike: Global Offensive FPGA Version (LOL)☆15Mar 11, 2017Updated 9 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 5 months ago
- educational microarchitectures for risc-v isa☆67Feb 18, 2019Updated 7 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆11May 24, 2019Updated 6 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Course Homepage☆15Jul 5, 2019Updated 6 years ago
- A ZipCPU demonstration port for the icoboard☆19Oct 21, 2021Updated 4 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 5 years ago
- RTL + Synthesis + APR☆11Aug 3, 2025Updated 8 months ago
- ☆10Dec 28, 2020Updated 5 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Chisel Learning Journey☆109Apr 5, 2023Updated 3 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆37Apr 2, 2026Updated last week
- educational microarchitectures for risc-v isa☆744Sep 1, 2025Updated 7 months ago
- chisel tutorial exercises and answers☆749Jan 6, 2022Updated 4 years ago
- Single Port RAM, Dual Port RAM, FIFO☆34May 17, 2022Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated last month
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- ☆14Sep 20, 2017Updated 8 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Basic assembler for the basic CPU at https://embeddedmicro.com/tutorials/lucid/basic-cpu☆15Aug 19, 2015Updated 10 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- ☆37Jun 19, 2019Updated 6 years ago
- FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64☆15Aug 22, 2019Updated 6 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆18May 14, 2020Updated 5 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆28Dec 23, 2025Updated 3 months ago
- My MEng thesis code - verifying a security property for an SoC with Rosette☆17Jun 9, 2021Updated 4 years ago
- Basic start of TensorFlow with TensorBoard☆11Apr 9, 2016Updated 10 years ago
- Various JTAG boundary scan tools☆36Dec 1, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆83Dec 9, 2025Updated 4 months ago
- This repository contains getting started projects related to all PSoC4 pioneer kits.☆13Oct 30, 2018Updated 7 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Mar 30, 2021Updated 5 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- Inference code for DeepCoro☆17Jul 6, 2024Updated last year
- ☆31Apr 1, 2017Updated 9 years ago
- Text describing xv6 on RISC-V☆14Jul 23, 2020Updated 5 years ago