watz0n / learn-rv32i-asapLinks
A Simple As Possible RISCV-32I core with debug module.
☆42Updated 5 years ago
Alternatives and similar repositories for learn-rv32i-asap
Users that are interested in learn-rv32i-asap are comparing it to the libraries listed below
Sorting:
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- Lipsi: Probably the Smallest Processor in the World☆88Updated last year
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- Provides various testers for chisel users☆99Updated 2 years ago
- Chisel Learning Journey☆110Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- ☆80Updated last year
- A teaching-focused RISC-V CPU design used at UC Davis☆151Updated 2 years ago
- A prototype GUI for chisel-development☆51Updated 5 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆108Updated 5 months ago
- For contributions of Chisel IP to the chisel community.☆67Updated 11 months ago
- A RISC-V Core (RV32I) written in Chisel HDL☆105Updated 2 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆59Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- A Tiny Processor Core☆113Updated 3 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- ☆50Updated last month
- NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.☆75Updated last month
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆86Updated 3 weeks ago
- chipyard in mill :P☆77Updated last year
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆64Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago