A Simple As Possible RISCV-32I core with debug module.
☆42Dec 1, 2019Updated 6 years ago
Alternatives and similar repositories for learn-rv32i-asap
Users that are interested in learn-rv32i-asap are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 7 years ago
- Counter Strike: Global Offensive FPGA Version (LOL)☆15Mar 11, 2017Updated 9 years ago
- 写的快糙猛的课程作业（躺☆11May 2, 2020Updated 6 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 7 months ago
- educational microarchitectures for risc-v isa☆68Feb 18, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆11May 24, 2019Updated 7 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆16Oct 18, 2014Updated 11 years ago
- Course Homepage☆15Jul 5, 2019Updated 6 years ago
- A ZipCPU demonstration port for the icoboard☆19Oct 21, 2021Updated 4 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 5 years ago
- RTL + Synthesis + APR☆11Aug 3, 2025Updated 10 months ago
- ☆10Dec 28, 2020Updated 5 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆612Aug 9, 2024Updated last year
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆18Jan 30, 2023Updated 3 years ago
- Chisel Learning Journey☆109Apr 5, 2023Updated 3 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆42Updated this week
- educational microarchitectures for risc-v isa☆748Sep 1, 2025Updated 9 months ago
- chisel tutorial exercises and answers☆753Jan 6, 2022Updated 4 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17May 25, 2026Updated 2 weeks ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆14Sep 20, 2017Updated 8 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆235Aug 19, 2024Updated last year
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- A customizable reverse proxy with cache☆31Mar 25, 2023Updated 3 years ago
- compile-time DFA-based regular expression engine with C++ template and constexpr☆56Dec 2, 2019Updated 6 years ago
- ☆37Jun 19, 2019Updated 6 years ago
- FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64☆15Aug 22, 2019Updated 6 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆18May 14, 2020Updated 6 years ago
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- My MEng thesis code - verifying a security property for an SoC with Rosette☆17Jun 9, 2021Updated 5 years ago
- Emacs major mode for editing NAND hardware description language files (.hdl)☆14Nov 24, 2023Updated 2 years ago
- Basic start of TensorFlow with TensorBoard☆11Apr 9, 2016Updated 10 years ago
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆82Dec 9, 2025Updated 6 months ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆39Mar 30, 2021Updated 5 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- Helper scripts used to clone RISC-V related git repos inside China.☆16Sep 17, 2020Updated 5 years ago