watz0n / learn-rv32i-asapView external linksLinks
A Simple As Possible RISCV-32I core with debug module.
☆42Dec 1, 2019Updated 6 years ago
Alternatives and similar repositories for learn-rv32i-asap
Users that are interested in learn-rv32i-asap are comparing it to the libraries listed below
Sorting:
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 7 years ago
- Counter Strike: Global Offensive FPGA Version (LOL)☆15Mar 11, 2017Updated 8 years ago
- Course Homepage☆15Jul 5, 2019Updated 6 years ago
- 写的快糙猛的课程作业（躺☆11May 2, 2020Updated 5 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12May 24, 2019Updated 6 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 3 months ago
- RTL + Synthesis + APR☆11Aug 3, 2025Updated 6 months ago
- ☆10Dec 28, 2020Updated 5 years ago
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 4 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Mar 30, 2021Updated 4 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆14Oct 18, 2014Updated 11 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- A ZipCPU demonstration port for the icoboard☆19Oct 21, 2021Updated 4 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆18May 14, 2020Updated 5 years ago
- Spike with a coherence supported cache model☆14Jul 9, 2024Updated last year
- ☆36Jun 19, 2019Updated 6 years ago
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆17Jan 30, 2023Updated 3 years ago
- ☆14Sep 20, 2017Updated 8 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- chisel tutorial exercises and answers☆743Jan 6, 2022Updated 4 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Dec 15, 2021Updated 4 years ago
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 8 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- Helper scripts used to clone RISC-V related git repos inside China.☆16Sep 17, 2020Updated 5 years ago
- educational microarchitectures for risc-v isa☆737Sep 1, 2025Updated 5 months ago
- SoftCPU/SoC engine-V☆55Mar 19, 2025Updated 10 months ago
- Naïve MIPS32 SoC implementation☆118Jun 23, 2020Updated 5 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆82Dec 9, 2025Updated 2 months ago
- Single Port RAM, Dual Port RAM, FIFO☆31May 17, 2022Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Aug 23, 2021Updated 4 years ago
- compiling DSLs to high-level hardware instructions☆23Nov 8, 2022Updated 3 years ago
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Oct 9, 2020Updated 5 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated last month