A Simple As Possible RISCV-32I core with debug module.
☆42Dec 1, 2019Updated 6 years ago
Alternatives and similar repositories for learn-rv32i-asap
Users that are interested in learn-rv32i-asap are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 8 years ago
- Counter Strike: Global Offensive FPGA Version (LOL)☆15Mar 11, 2017Updated 9 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 9 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆11May 24, 2019Updated 7 years ago
- 写的快糙猛的课程作业（躺☆11May 2, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A ZipCPU demonstration port for the icoboard☆19Oct 21, 2021Updated 4 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 5 years ago
- ☆15Dec 6, 2023Updated 2 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 5 years ago
- ☆10Dec 28, 2020Updated 5 years ago
- Chisel Learning Journey☆109Apr 5, 2023Updated 3 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆18Jan 30, 2023Updated 3 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- educational microarchitectures for risc-v isa☆753Sep 1, 2025Updated 11 months ago
- chisel tutorial exercises and answers☆757Jan 6, 2022Updated 4 years ago
- Single Port RAM, Dual Port RAM, FIFO☆34May 17, 2022Updated 4 years ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- This repository contains getting started projects related to all PSoC4 pioneer kits.☆15Jul 9, 2026Updated last month
- ☆14Sep 20, 2017Updated 8 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 7 years ago
- compile-time DFA-based regular expression engine with C++ template and constexpr☆56Dec 2, 2019Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A customizable reverse proxy with cache☆31Mar 25, 2023Updated 3 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17May 14, 2020Updated 6 years ago
- FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64☆15Aug 22, 2019Updated 6 years ago
- Realtime VGA to ASCII Art converter☆48Feb 26, 2018Updated 8 years ago
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- My MEng thesis code - verifying a security property for an SoC with Rosette☆17Jun 9, 2021Updated 5 years ago
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆82Dec 9, 2025Updated 8 months ago
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 8 years ago
- Various JTAG boundary scan tools☆37Dec 1, 2020Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- ☆31Apr 1, 2017Updated 9 years ago
- Text describing xv6 on RISC-V☆14Jul 23, 2020Updated 6 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- Helper scripts used to clone RISC-V related git repos inside China.☆16Sep 17, 2020Updated 5 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 5 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago