Xilinx / BinomialModel
Binomial model
☆11Updated 5 years ago
Alternatives and similar repositories for BinomialModel:
Users that are interested in BinomialModel are comparing it to the libraries listed below
- A Symbolic Emulator for Shuffle Synthesis on the NVIDIA PTX Code☆13Updated last year
- MLIR tools and dialect for GraphBLAS☆18Updated 2 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆16Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- Global Memory and Threading runtime system☆23Updated 6 months ago
- Quite OK image compression Verilog implementation☆16Updated this week
- A hierarchical matrix C/C++ library☆22Updated this week
- ☆13Updated last year
- ☆10Updated last year
- A simple profiler to count Nvidia PTX assembly instructions of OpenCL/SYCL/CUDA kernels for roofline model analysis.☆43Updated 10 months ago
- A lightweight MLIR Python frontend with support for PyTorch☆21Updated 2 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 3 months ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Updated 2 years ago
- QCD for Intel Xeon Phi and Xeon processors☆14Updated 8 months ago
- BLAS implementation for Intel FPGA☆76Updated 4 years ago
- ☆27Updated 3 weeks ago
- ☆19Updated 3 years ago
- C++ Library for Quantum State Preparation (QSP)☆10Updated last year
- Reference implementation of the draft C++ GraphBLAS specification.☆28Updated 9 months ago
- A GPU performance prediction toolkit for CUDA programs☆16Updated 5 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆37Updated 5 months ago
- The PE for the second generation CGRA (garnet).☆16Updated 2 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- The FCUDA CUDA-to-RTL compiler☆18Updated 8 years ago
- Synthesizable Higher-Order Functions (Patterns) for C++☆16Updated 6 years ago
- List all available information about all SYCL devices and platforms☆15Updated 4 years ago
- SYCL Reference Manual☆26Updated 6 months ago
- Simple starter code for SYCL and Eigen☆18Updated 7 years ago
- FPGA-based HyperLogLog Accelerator☆12Updated 4 years ago
- [CF ’20] Verified Instruction-Level Energy Consumption Measurement for NVIDIA GPUs☆15Updated 3 years ago