Alternatives and similar repositories for BinomialModel:

Users that are interested in BinomialModel are comparing it to the libraries listed below

• metagraph-dev / mlir-graphblas
  MLIR tools and dialect for GraphBLAS
  ☆18Updated 2 years ago
• argos-research / fpga-mmu
  internship
  ☆9Updated 7 years ago
• spcl / SMI
  Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware
  ☆16Updated 2 years ago
• khaki3 / ptxas-wrapper
  A Symbolic Emulator for Shuffle Synthesis on the NVIDIA PTX Code
  ☆14Updated last year
• tenstorrent / tt-umd
  User-Mode Driver for Tenstorrent hardware
  ☆14Updated this week
• felsabbagh3 / Vortex
  RISC-V GPGPU
  ☆34Updated 4 years ago
• spcl / apfp
  FPGA acceleration of arbitrary precision floating point computations.
  ☆38Updated 2 years ago
• stillwater-sc / hpr-blas
  High-Performance Reproducible BLAS using posit arithmetic
  ☆12Updated 2 years ago
• Xilinx / Alveo-Cards
  To view the documentation, click the following link:
  ☆13Updated 4 months ago
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆32Updated this week
• losfair / MagiCore
  An out-of-order processor that supports multiple instruction sets.
  ☆18Updated 2 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 4 years ago
• GraphBLAS / rgri
  Reference implementation of the draft C++ GraphBLAS specification.
  ☆30Updated this week
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆21Updated 8 years ago
• stellaraccident / mlir-py-release
  ☆11Updated 3 years ago
• pmodels / yaksa
  Yaksa: High-performance Noncontiguous Data Management
  ☆13Updated 4 months ago
• bassoy / ttv
  C++ Header-Only Library for High-Performance Tensor-Vector Multiplication
  ☆21Updated 2 months ago
• Blaok / tapa
  TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…
  ☆19Updated 5 months ago
• seanbaxter / apex
  tokenizer and parser for circle projects
  ☆11Updated 5 years ago
• StanfordAHA / lake
  Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…
  ☆20Updated last week
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆17Updated 5 months ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• fmozafari / angel
  C++ Library for Quantum State Preparation (QSP)
  ☆11Updated 2 years ago
• leonardt / hwtypes
  Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics
  ☆18Updated last year
• KhronosGroup / SYCL_Reference
  SYCL Reference Manual
  ☆27Updated 9 months ago
• CedarEDA / CedarSim.jl
  Analog Circuit Simulator
  ☆14Updated 5 months ago
• ProjectPhysX / PTXprofiler
  A simple profiler to count Nvidia PTX assembly instructions of OpenCL/SYCL/CUDA kernels for roofline model analysis.
  ☆50Updated last year
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆29Updated last month
• antmicro / verilator-old-archived
  ☆22Updated last year
• ucb-bar / cva6-wrapper
  Wrapper for ETH Ariane Core
  ☆19Updated 6 months ago