Xilinx / BinomialModel
Binomial model
☆12Updated 5 years ago
Alternatives and similar repositories for BinomialModel:
Users that are interested in BinomialModel are comparing it to the libraries listed below
- MLIR tools and dialect for GraphBLAS☆18Updated 2 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆16Updated 2 years ago
- C++ Header-Only Library for High-Performance Tensor-Vector Multiplication☆21Updated last month
- A Symbolic Emulator for Shuffle Synthesis on the NVIDIA PTX Code☆13Updated last year
- Reference implementation of the draft C++ GraphBLAS specification.☆29Updated 11 months ago
- SYCL Reference Manual☆27Updated 8 months ago
- C++ command shell library☆51Updated 3 months ago
- The FCUDA CUDA-to-RTL compiler☆18Updated 8 years ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Updated 2 years ago
- A lightweight MLIR Python frontend with support for PyTorch☆21Updated 4 months ago
- A simple profiler to count Nvidia PTX assembly instructions of OpenCL/SYCL/CUDA kernels for roofline model analysis.☆47Updated last year
- User-Mode Driver for Tenstorrent hardware☆13Updated this week
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- FPGA-based HyperLogLog Accelerator☆12Updated 4 years ago
- A GPU performance prediction toolkit for CUDA programs☆16Updated 5 years ago
- C++ User interface for the Platform independent Library Alpaka☆37Updated 5 months ago
- Concurrent CPU-GPU Programming using Task Models☆100Updated 5 years ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆24Updated last week
- Recursive LAPACK Collection☆42Updated 2 years ago
- Random number library that generate pseudo-random and quasi-random numbers.☆25Updated this week
- Advanced Programming for Computer Design Problems☆18Updated 3 years ago
- ☆20Updated 3 years ago
- ☆12Updated last year
- Multiple-precision GPU accelerated linear algebra routines (dense and sparse) based on residue number system☆17Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 4 months ago
- ☆43Updated 7 months ago
- ☆11Updated 3 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆20Updated this week
- internship☆9Updated 7 years ago
- CUDA Template Functions☆19Updated last month