soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk contained in the SPI flash.
☆35Dec 11, 2016Updated 9 years ago
Alternatives and similar repositories for sp-i586
Users that are interested in sp-i586 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆16Oct 15, 2016Updated 10 years ago
- uRV RISC-V core☆18Sep 29, 2015Updated 11 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 23, 2020Updated 6 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆20Jul 25, 2023Updated 3 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆477Aug 19, 2014Updated 12 years ago
- OSCAR main source repository.☆19Sep 25, 2025Updated last year
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- 80186 compatible SystemVerilog CPU core and FPGA reference design☆420Mar 22, 2024Updated 2 years ago
- Interfaz directa con teclados USB en Verilog con control de los Leds de teclado y conversión a PS/2.☆18Feb 26, 2022Updated 4 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- The Zylin ZPU☆254Apr 21, 2015Updated 11 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆193Mar 10, 2024Updated 2 years ago
- Verilog clone of YM2149☆45Oct 11, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Misc iCE40 specific cores☆14Feb 13, 2023Updated 3 years ago
- My repositories for Icestudio.☆13Jul 14, 2025Updated last year
- 80386 and FPGA board☆12Sep 24, 2020Updated 6 years ago
- ☆21Aug 21, 2023Updated 3 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆68Jan 12, 2021Updated 5 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 3 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Updated this week
- Completed LDO Design for Skywaters 130nm☆21Feb 16, 2023Updated 3 years ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Synthesizable i8080-compatible CPU core.☆27Aug 7, 2019Updated 7 years ago
- RGB modification for AY-3-8500 based game consoles☆23Oct 12, 2025Updated last year
- Teaching a quadruped robot to walk using a spiking neural network based architecture☆13May 12, 2024Updated 2 years ago
- Design a small USB keyboard☆11Jun 26, 2021Updated 5 years ago
- A portable, open-source TOS-compatible operating system derived from EmuTOS☆30Updated this week
- RGB video input for Altera DE1 board + PAL Modulator☆27May 15, 2023Updated 3 years ago
- Open source implementation of a x86 processor☆344Apr 15, 2018Updated 8 years ago
- RCA COSMAC CDP1802 functional equivalent CPU core in VHDL☆29Jan 7, 2018Updated 8 years ago
- Spiking neural networks (SNNs) for speech classification☆12Mar 14, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Firmware for the FX2 which emulates the FTDI serial chips (including MPSSE support).☆19Aug 7, 2018Updated 8 years ago
- IEEE 802.16 OFDM-based transceiver system☆34Jul 21, 2019Updated 7 years ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 9 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆40Jul 1, 2023Updated 3 years ago
- A little project to provide the fpga design for a PCIe inteface running on the LiteFury development board.☆15Apr 12, 2026Updated 6 months ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆22Jun 25, 2026Updated 3 months ago
- rv6 is a kernel & operating system written entirely in rust.☆11Nov 7, 2019Updated 6 years ago