soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk contained in the SPI flash.
☆35Dec 11, 2016Updated 9 years ago
Alternatives and similar repositories for sp-i586
Users that are interested in sp-i586 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆16Oct 15, 2016Updated 9 years ago
- uRV RISC-V core☆19Sep 29, 2015Updated 10 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 23, 2020Updated 6 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆21Feb 16, 2013Updated 13 years ago
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆424Aug 19, 2014Updated 11 years ago
- Interfaz directa con teclados USB en Verilog con control de los Leds de teclado y conversión a PS/2.☆18Feb 26, 2022Updated 4 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- 80186 compatible SystemVerilog CPU core and FPGA reference design☆414Mar 22, 2024Updated 2 years ago
- Misc iCE40 specific cores☆14Feb 13, 2023Updated 3 years ago
- A serial text terminal written in Verilog for Tang SiPeed Primer FPGA☆15Dec 13, 2021Updated 4 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Nov 1, 2020Updated 5 years ago
- ☆18Aug 21, 2023Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Experimental pipelined 4502 CPU design☆21Nov 29, 2017Updated 8 years ago
- Verilog clone of YM2149☆45Feb 1, 2025Updated last year
- Cross platform, open source IC layout editor☆16Oct 26, 2025Updated 7 months ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆168Mar 22, 2025Updated last year
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆65Jan 12, 2021Updated 5 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 2 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Feb 13, 2026Updated 4 months ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆35Jul 10, 2016Updated 9 years ago
- Completed LDO Design for Skywaters 130nm☆20Feb 16, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V port of LLVM Linker☆24Aug 3, 2018Updated 7 years ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated last year
- The Zylin ZPU☆251Apr 21, 2015Updated 11 years ago
- Firmware for the FX2 which emulates the FTDI serial chips (including MPSSE support).☆18Aug 7, 2018Updated 7 years ago
- Port of EmuTOS to the ARM architecture.☆27May 25, 2021Updated 5 years ago
- Design a small USB keyboard☆11Jun 26, 2021Updated 4 years ago
- Synthesizable i8080-compatible CPU core.☆28Aug 7, 2019Updated 6 years ago
- RGB video input for Altera DE1 board + PAL Modulator☆27May 15, 2023Updated 3 years ago
- An LLM-based LS implementation that makes use of tree-sitter context to perform code actions☆16Sep 6, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 5-stage RISC-V CPU, originally developed for RISCBoy☆38Jul 1, 2023Updated 2 years ago
- 4004 CPU and MCS-4 family chips☆49Jul 17, 2014Updated 11 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆16Apr 12, 2026Updated 2 months ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 9 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- Submission template for TT02☆25Feb 2, 2023Updated 3 years ago
- Fast, compact floating point math for ARM Cortex-M0+ MCUs.☆12Jun 4, 2026Updated 2 weeks ago