lmEshoo / sp-i586Links
soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk contained in the SPI flash.
☆34Updated 8 years ago
Alternatives and similar repositories for sp-i586
Users that are interested in sp-i586 are comparing it to the libraries listed below
Sorting:
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆44Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆63Updated 2 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆41Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- ☆74Updated 4 months ago
- IBM PC Compatible SoC for a commercially available FPGA board☆72Updated 9 years ago
- Reusable Verilog 2005 components for FPGA designs☆48Updated this week
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆23Updated 3 years ago
- A complete HDMI transmitter implementation in VHDL☆22Updated 5 months ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆34Updated 2 years ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 3 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆15Updated 2 years ago
- An FPGA/PCI Device Reference Platform☆31Updated 4 years ago
- Enhanced 6502/65C02 Microprogrammed FPGA Processor Core (Verilog-2001)☆33Updated 3 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆29Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆74Updated 2 years ago
- Reverse engineering the XC2064 FPGA☆83Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆59Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 5 months ago
- IceChips is a library of all common discrete logic devices in Verilog☆151Updated 2 months ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆54Updated 2 years ago
- Portable HyperRAM controller☆61Updated 11 months ago
- Tools for FPGA development.☆48Updated 3 months ago