soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk contained in the SPI flash.
☆35Dec 11, 2016Updated 9 years ago
Alternatives and similar repositories for sp-i586
Users that are interested in sp-i586 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆15Oct 15, 2016Updated 9 years ago
- uRV RISC-V core☆19Sep 29, 2015Updated 10 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 23, 2020Updated 6 years ago
- Porting of (JavaScript version of) corewars8086 from codeguru xtreme to RISC-V cpu☆15Mar 25, 2019Updated 7 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆21Feb 16, 2013Updated 13 years ago
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆416Aug 19, 2014Updated 11 years ago
- Interfaz directa con teclados USB en Verilog con control de los Leds de teclado y conversión a PS/2.☆18Feb 26, 2022Updated 4 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆189Mar 10, 2024Updated 2 years ago
- Misc iCE40 specific cores☆14Feb 13, 2023Updated 3 years ago
- A serial text terminal written in Verilog for Tang SiPeed Primer FPGA☆15Dec 13, 2021Updated 4 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Nov 1, 2020Updated 5 years ago
- ☆18Aug 21, 2023Updated 2 years ago
- Experimental pipelined 4502 CPU design☆21Nov 29, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog clone of YM2149☆45Feb 1, 2025Updated last year
- 80386 and FPGA board☆12Sep 24, 2020Updated 5 years ago
- Cross platform, open source IC layout editor☆16Oct 26, 2025Updated 7 months ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆165Mar 22, 2025Updated last year
- RGB modification for AY-3-8500 based game consoles☆20Oct 12, 2025Updated 7 months ago
- Extra files for ZEsarUX emulator☆17Updated this week
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆63Jan 12, 2021Updated 5 years ago
- Completed LDO Design for Skywaters 130nm☆19Feb 16, 2023Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Tiny PicoProbe PCB☆24Feb 25, 2023Updated 3 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Feb 13, 2026Updated 3 months ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆35Jul 10, 2016Updated 9 years ago
- FPGA Gravis Ultrasound over LPC bus experiments☆17Apr 15, 2026Updated last month
- RISC-V port of LLVM Linker☆24Aug 3, 2018Updated 7 years ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated last year
- The Zylin ZPU☆249Apr 21, 2015Updated 11 years ago
- Port of EmuTOS to the ARM architecture.☆27May 25, 2021Updated 5 years ago
- Synthesizable i8080-compatible CPU core.☆27Aug 7, 2019Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- RGB video input for Altera DE1 board + PAL Modulator☆27May 15, 2023Updated 3 years ago
- Spiking neural networks (SNNs) for speech classification☆12Mar 14, 2022Updated 4 years ago
- An LLM-based LS implementation that makes use of tree-sitter context to perform code actions☆16Sep 6, 2024Updated last year
- 5-stage RISC-V CPU, originally developed for RISCBoy☆38Jul 1, 2023Updated 2 years ago
- Windows 32/64-bit Include files and Import Libraries☆16May 26, 2022Updated 4 years ago
- rv6 is a kernel & operating system written entirely in rust.☆11Nov 7, 2019Updated 6 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago