soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk contained in the SPI flash.
☆35Dec 11, 2016Updated 9 years ago
Alternatives and similar repositories for sp-i586
Users that are interested in sp-i586 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆16Oct 15, 2016Updated 9 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 23, 2020Updated 6 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆19Jul 25, 2023Updated 3 years ago
- 串口通过9个元件转换为SWD接口☆14Feb 16, 2026Updated 6 months ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A portable embedded system framework for writing cross-platform firmware and applications☆24Updated this week
- Porting of (JavaScript version of) corewars8086 from codeguru xtreme to RISC-V cpu☆15Mar 25, 2019Updated 7 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆468Aug 19, 2014Updated 11 years ago
- Interfaz directa con teclados USB en Verilog con control de los Leds de teclado y conversión a PS/2.☆18Feb 26, 2022Updated 4 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- 80186 compatible SystemVerilog CPU core and FPGA reference design☆418Mar 22, 2024Updated 2 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆193Mar 10, 2024Updated 2 years ago
- Misc iCE40 specific cores☆14Feb 13, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆19Aug 21, 2023Updated 2 years ago
- Verilog clone of YM2149☆45Aug 2, 2026Updated 2 weeks ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Nov 1, 2020Updated 5 years ago
- 80386 and FPGA board☆12Sep 24, 2020Updated 5 years ago
- A serial text terminal written in Verilog for Tang SiPeed Primer FPGA☆16Dec 13, 2021Updated 4 years ago
- RGB modification for AY-3-8500 based game consoles☆21Oct 12, 2025Updated 10 months ago
- Extra files for ZEsarUX emulator☆17May 25, 2026Updated 2 months ago
- Synthesizable i8080-compatible CPU core.☆26Aug 7, 2019Updated 7 years ago
- Tiny PicoProbe PCB☆25Feb 25, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆35Jul 10, 2016Updated 10 years ago
- RISC-V port of LLVM Linker☆24Aug 3, 2018Updated 8 years ago
- The Zylin ZPU☆251Apr 21, 2015Updated 11 years ago
- Firmware for the FX2 which emulates the FTDI serial chips (including MPSSE support).☆18Aug 7, 2018Updated 8 years ago
- CP/M with +3DOS volumes made for ZXUno☆17Nov 26, 2023Updated 2 years ago
- A portable, open-source TOS-compatible operating system derived from EmuTOS☆28Updated this week
- RGB video input for Altera DE1 board + PAL Modulator☆27May 15, 2023Updated 3 years ago
- FPGA Gravis Ultrasound over LPC bus experiments☆19Apr 15, 2026Updated 4 months ago
- Spiking neural networks (SNNs) for speech classification☆12Mar 14, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- 5-stage RISC-V CPU, originally developed for RISCBoy☆39Jul 1, 2023Updated 3 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆18Jun 25, 2026Updated last month
- IEEE 802.16 OFDM-based transceiver system☆34Jul 21, 2019Updated 7 years ago
- 4004 CPU and MCS-4 family chips☆50Jul 17, 2014Updated 12 years ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 9 years ago
- rv6 is a kernel & operating system written entirely in rust.☆11Nov 7, 2019Updated 6 years ago
- Windows 32/64-bit Include files and Import Libraries☆16May 26, 2022Updated 4 years ago