soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk contained in the SPI flash.
☆35Dec 11, 2016Updated 9 years ago
Alternatives and similar repositories for sp-i586
Users that are interested in sp-i586 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- uRV RISC-V core☆18Sep 29, 2015Updated 11 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆21Jul 25, 2023Updated 3 years ago
- 串口通过9个元件转换为SWD接口☆14Feb 16, 2026Updated 8 months ago
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆479Aug 19, 2014Updated 12 years ago
- Porting of (JavaScript version of) corewars8086 from codeguru xtreme to RISC-V cpu☆15Mar 25, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- PlayStation 1 (PSX) Docker toolchain for building projects and ISO images☆11Feb 3, 2025Updated last year
- A bit-bang implementation of the protocol used by CC Debugger.☆10Jul 30, 2014Updated 12 years ago
- 基于esp32_hid库的游戏手柄☆18Oct 26, 2019Updated 7 years ago
- 80186 compatible SystemVerilog CPU core and FPGA reference design☆422Mar 22, 2024Updated 2 years ago
- Interfaz directa con teclados USB en Verilog con control de los Leds de teclado y conversión a PS/2.☆18Feb 26, 2022Updated 4 years ago
- Misc iCE40 specific cores☆14Feb 13, 2023Updated 3 years ago
- OpenSPARC-based SoC☆78Jul 17, 2014Updated 12 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Nov 1, 2020Updated 6 years ago
- NES implementation using SystemVerilog (WIP)☆12Aug 26, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Agipibi - An Arduino to GPIB Interface☆40Oct 23, 2013Updated 13 years ago
- An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.☆84May 2, 2019Updated 7 years ago
- 80386 and FPGA board☆12Sep 24, 2020Updated 6 years ago
- SoftWare Defined SSD, Move FTL from device to Linux Kernel☆12Jan 25, 2022Updated 4 years ago
- Experimental pipelined 4502 CPU design☆22Nov 29, 2017Updated 8 years ago
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆15Mar 11, 2019Updated 7 years ago
- My repositories for Icestudio.☆13Jul 14, 2025Updated last year
- Synthesizable i8080-compatible CPU core.☆27Aug 7, 2019Updated 7 years ago
- Minimal uart for small iCE40 Lattice FPGAs. 8N1. 32 or 34 logicCells☆10Jul 20, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆194Mar 10, 2024Updated 2 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 23, 2020Updated 6 years ago
- Extra files for ZEsarUX emulator☆17Oct 26, 2026Updated last week
- A serial text terminal written in Verilog for Tang SiPeed Primer FPGA☆16Dec 13, 2021Updated 4 years ago
- Collection of hard to find datasheets for MStar ICs☆13Jan 14, 2021Updated 5 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 3 years ago
- Allwinner H6 mali fbdev userspace driver☆15Apr 11, 2018Updated 8 years ago
- Design a small USB keyboard☆11Jun 26, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Hardware implementation (Verilog) and Software Implementation (MATLAB) of IEEE's 802.11a standard for transmitter and receiver sides of W…☆15Feb 19, 2022Updated 4 years ago
- Next186 SoC PC☆17Feb 5, 2014Updated 12 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Updated this week
- Nitro USB FPGA core☆91Mar 1, 2026Updated 8 months ago
- Zero-dependency single-file C header for VPX coding, a form of Arithmetic coding.☆20Sep 25, 2026Updated last month
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆68Jan 12, 2021Updated 5 years ago
- RGB video input for Altera DE1 board + PAL Modulator☆27May 15, 2023Updated 3 years ago