lmEshoo / sp-i586
soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk contained in the SPI flash.
☆14Updated 8 years ago
Alternatives and similar repositories for sp-i586:
Users that are interested in sp-i586 are comparing it to the libraries listed below
- PS2 interface☆17Updated 7 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆9Updated 9 years ago
- rtf8088☆10Updated 10 years ago
- The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.☆76Updated 12 years ago
- Small microcoded 68000 verilog softcore☆53Updated 6 years ago
- A highly-configurable and compact variant of the ZPU processor core☆34Updated 9 years ago
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆21Updated 10 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Updated 4 years ago
- Simple fixed-cycle SDRAM Controller☆25Updated 5 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- MMU for Z80 and eZ80☆15Updated 3 years ago
- Next186 SoC PC☆15Updated 10 years ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆26Updated 2 years ago
- XC2064 bitstream documentation☆16Updated 6 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- ☆51Updated 7 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆27Updated 5 years ago
- RCA COSMAC CDP1802 functional equivalent CPU core in VHDL☆26Updated 7 years ago
- mystorm sram test☆27Updated 7 years ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆43Updated 2 weeks ago
- Very compact (8KB) embedded x86 BIOS for FPGA/emulators/386EX☆15Updated 2 years ago
- VGA-compatible text mode functionality☆15Updated 4 years ago
- Propeller 1 design and example files to be run on FPGA boards.☆21Updated 5 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆15Updated this week
- Programming algorithm for ATF22V10C Generic Array Logic chip.☆14Updated 6 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- ☆73Updated 2 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- A System Verilog/FPGA implementation of the Gigatron project.☆17Updated 6 years ago
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆21Updated 2 years ago