Verilator open-source SystemVerilog simulator and lint system
☆28Oct 24, 2026Updated this week
Alternatives and similar repositories for verilator
Users that are interested in verilator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Example of how to use UVM with Verilator☆50Apr 20, 2026Updated 6 months ago
- ☆21Mar 5, 2023Updated 3 years ago
- ☆13Aug 24, 2026Updated 2 months ago
- Cross EDA Abstraction and Automation☆45Updated this week
- ☆30Oct 2, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Extended and external tests for Verilator testing☆19Oct 16, 2026Updated 2 weeks ago
- ☆13Aug 17, 2026Updated 2 months ago
- Hardware Verification library for C++, SystemC and SystemVerilog☆30Nov 27, 2012Updated 13 years ago
- Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface☆17Sep 9, 2026Updated last month
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- Test dashboard for verification features in Verilator☆35Updated this week
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- ☆15Jun 24, 2022Updated 4 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- An interactive digital logic simulator with verilog support (Yosys)☆29Updated this week
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 12 years ago
- Tiny framework for solving constraint satisfaction problems (CSP) with discrete and finite domains. This is a Scala-based port of the ori…☆10May 13, 2016Updated 10 years ago
- ☆20Jun 19, 2018Updated 8 years ago
- Another tiny RISC-V implementation☆68Jul 19, 2021Updated 5 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- FPGA Assembly (FASM) Parser and Generator☆103Jul 25, 2022Updated 4 years ago
- ☆12May 15, 2022Updated 4 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆101May 24, 2022Updated 4 years ago
- ☆143Aug 14, 2026Updated 2 months ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆37Updated this week
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- This is the base repo for our graduation project in AlexU 21☆28Jul 26, 2021Updated 5 years ago
- End user documentation for libscopehal☆16Sep 26, 2026Updated last month
- Mirror of tachyon-da cvc Verilog simulator☆58Mar 16, 2026Updated 7 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- This repo is for the Linkedin Learning course: Training Neural Networks in C++☆14Oct 24, 2023Updated 3 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆94Jul 29, 2019Updated 7 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Companion Material for the book: Building Embedded Systems - Programmable Hardware☆15Jun 6, 2016Updated 10 years ago
- Close to the simplest possible Zig bare metal program targetting a Raspberry Pi 3.☆26Jan 12, 2022Updated 4 years ago
- Simulation VCD waveform viewer, using old Motif UI☆28Apr 8, 2023Updated 3 years ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago