Verilator open-source SystemVerilog simulator and lint system
☆23Apr 3, 2026Updated last week
Alternatives and similar repositories for verilator
Users that are interested in verilator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Example of how to use UVM with Verilator☆42Feb 19, 2026Updated last month
- ☆21Mar 5, 2023Updated 3 years ago
- Instructions to import Ubuntu guest Virtual Machine for RISC-V development for the VEGA board☆15Nov 16, 2022Updated 3 years ago
- ☆31Oct 2, 2023Updated 2 years ago
- Hardware Verification library for C++, SystemC and SystemVerilog☆30Nov 27, 2012Updated 13 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Mar 22, 2023Updated 3 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- ☆12Aug 12, 2022Updated 3 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- ☆12May 15, 2022Updated 3 years ago
- This repo is for the Linkedin Learning course: Training Neural Networks in C++☆12Oct 24, 2023Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Close to the simplest possible Zig bare metal program targetting a Raspberry Pi 3.☆24Jan 12, 2022Updated 4 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- Companion Material for the book: Building Embedded Systems - Programmable Hardware☆14Jun 6, 2016Updated 9 years ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- This is the base repo for our graduation project in AlexU 21☆28Jul 26, 2021Updated 4 years ago
- Advanced Programming for Computer Design Problems☆17Aug 28, 2021Updated 4 years ago
- Tiny framework for solving constraint satisfaction problems (CSP) with discrete and finite domains. This is a Scala-based port of the ori…☆10May 13, 2016Updated 9 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Code Repository for Apache Maven: Beginner to Guru, Published by Packt☆15Jan 30, 2023Updated 3 years ago
- Another tiny RISC-V implementation☆67Jul 19, 2021Updated 4 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 4 months ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- Comparing Different Stochastic Gradien Descent implementations in Haskell against Python☆10Jul 25, 2016Updated 9 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- ☆10May 20, 2022Updated 3 years ago
- Heterogeneous Programming☆18Apr 24, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆98May 24, 2022Updated 3 years ago
- Explore Fibonacci, Galois, and State Space Linear Feedback Shift Register (LFSR) sequence generators☆12Dec 29, 2020Updated 5 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- ☆16Aug 21, 2023Updated 2 years ago
- Projects using the Sipeed Tang Primer FPGA development board☆16Dec 6, 2020Updated 5 years ago
- RTLMeter benchmark suite☆31Mar 31, 2026Updated last week