Verilator open-source SystemVerilog simulator and lint system
☆22Mar 13, 2026Updated last week
Alternatives and similar repositories for verilator
Users that are interested in verilator are comparing it to the libraries listed below
Sorting:
- Example of how to use UVM with Verilator☆39Feb 19, 2026Updated last month
- ☆31Oct 2, 2023Updated 2 years ago
- Hardware Verification library for C++, SystemC and SystemVerilog☆30Nov 27, 2012Updated 13 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 3 weeks ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- ☆12May 15, 2022Updated 3 years ago
- Close to the simplest possible Zig bare metal program targetting a Raspberry Pi 3.☆24Jan 12, 2022Updated 4 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- Companion Material for the book: Building Embedded Systems - Programmable Hardware☆14Jun 6, 2016Updated 9 years ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Advanced Programming for Computer Design Problems☆17Aug 28, 2021Updated 4 years ago
- Tiny framework for solving constraint satisfaction problems (CSP) with discrete and finite domains. This is a Scala-based port of the ori…☆10May 13, 2016Updated 9 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- Code Repository for Apache Maven: Beginner to Guru, Published by Packt☆15Jan 30, 2023Updated 3 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 4 months ago
- Another tiny RISC-V implementation☆64Jul 19, 2021Updated 4 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆32Mar 9, 2026Updated last week
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- Comparing Different Stochastic Gradien Descent implementations in Haskell against Python☆10Jul 25, 2016Updated 9 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97May 24, 2022Updated 3 years ago
- Heterogeneous Programming☆18Apr 24, 2023Updated 2 years ago
- An example project to demonstrate https://github.com/rvantonder/hack-parallel☆13May 18, 2020Updated 5 years ago
- Explore Fibonacci, Galois, and State Space Linear Feedback Shift Register (LFSR) sequence generators☆12Dec 29, 2020Updated 5 years ago
- An example Scala 3 web application☆13Jul 1, 2021Updated 4 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 9 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- emacs version of smartchr.vim☆40Jul 22, 2022Updated 3 years ago
- Software and documentation, mostly from the 80s and 90s☆23Mar 24, 2015Updated 10 years ago
- Docker build environment for VisionFive 2 SBC☆15Dec 10, 2023Updated 2 years ago
- OSKM 开源知识地图 Knowledge Map of Open Source☆10Oct 10, 2023Updated 2 years ago
- Regular expressions based on Rob Pike Plan9 regexp9. Forked from https://github.com/attractivechaos/benchmarks/tree/master/reb/regexp9☆15Feb 5, 2022Updated 4 years ago
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆13Jan 27, 2016Updated 10 years ago