Verilator open-source SystemVerilog simulator and lint system
☆25Jul 18, 2026Updated this week
Alternatives and similar repositories for verilator
Users that are interested in verilator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆21Mar 5, 2023Updated 3 years ago
- Example of how to use UVM with Verilator☆46Apr 20, 2026Updated 3 months ago
- Instructions to import Ubuntu guest Virtual Machine for RISC-V development for the VEGA board☆15Nov 16, 2022Updated 3 years ago
- ☆30Oct 2, 2023Updated 2 years ago
- Hardware Verification library for C++, SystemC and SystemVerilog☆30Nov 27, 2012Updated 13 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Wishbone SATA Controller☆28Jul 9, 2026Updated last week
- ☆12Aug 12, 2022Updated 3 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 12 years ago
- Tiny framework for solving constraint satisfaction problems (CSP) with discrete and finite domains. This is a Scala-based port of the ori…☆10May 13, 2016Updated 10 years ago
- This repo is for the Linkedin Learning course: Training Neural Networks in C++☆13Oct 24, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆12May 15, 2022Updated 4 years ago
- This is the base repo for our graduation project in AlexU 21☆28Jul 26, 2021Updated 4 years ago
- Close to the simplest possible Zig bare metal program targetting a Raspberry Pi 3.☆25Jan 12, 2022Updated 4 years ago
- Companion Material for the book: Building Embedded Systems - Programmable Hardware☆15Jun 6, 2016Updated 10 years ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- Cross EDA Abstraction and Automation☆42Nov 17, 2025Updated 8 months ago
- The Complete Vue.JS Course for Beginners - Zero to Mastery, by Packt Publishing☆13Jul 20, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- BECE_Notes 📚 A comprehensive collection of organized study materials for Bachelor in Computer Engineering at Pokhara University. Contain…☆21Jun 21, 2026Updated last month
- Another tiny RISC-V implementation☆67Jul 19, 2021Updated 5 years ago
- Code Repository for Apache Maven: Beginner to Guru, Published by Packt☆15Jan 30, 2023Updated 3 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆33Jul 9, 2026Updated last week
- A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA wi…☆16Jan 4, 2020Updated 6 years ago
- ☆10May 20, 2022Updated 4 years ago
- Heterogeneous Programming☆19Apr 24, 2023Updated 3 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆101May 24, 2022Updated 4 years ago
- ☆17Aug 21, 2023Updated 2 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 9 years ago
- An example Scala 3 web application☆13Jul 1, 2021Updated 5 years ago
- A Barrel design of RV32I☆22Jul 30, 2023Updated 2 years ago
- Explore Fibonacci, Galois, and State Space Linear Feedback Shift Register (LFSR) sequence generators☆13Dec 29, 2020Updated 5 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 5 years ago