tsung-wei-huang / ece5960-physical-designLinks
☆39Updated 2 years ago
Alternatives and similar repositories for ece5960-physical-design
Users that are interested in ece5960-physical-design are comparing it to the libraries listed below
Sorting:
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- The first version of TritonPart☆29Updated last year
- GPU-based logic synthesis tool☆92Updated 2 months ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- ☆88Updated 4 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- ☆77Updated 4 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- ☆24Updated 4 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆65Updated 4 months ago
- ☆23Updated last year
- IDEA project source files☆108Updated last week
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆53Updated 9 months ago
- EDA physical synthesis optimization kit☆62Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆158Updated 6 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆72Updated last week
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆140Updated 4 months ago
- ☆106Updated 5 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆140Updated 4 months ago
- Artificial Netlist Generator☆43Updated last year
- ☆27Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- ☆91Updated 4 months ago
- An integrated CGRA design framework☆91Updated 7 months ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆43Updated 6 years ago
- DATC RDF☆50Updated 5 years ago