☆43Nov 28, 2022Updated 3 years ago
Alternatives and similar repositories for ece5960-physical-design
Users that are interested in ece5960-physical-design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Heterogeneous Programming☆19Apr 24, 2023Updated 3 years ago
- iEDA water-drop training initiative☆14Sep 10, 2024Updated 2 years ago
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 4 years ago
- Advanced Programming for Computer Design Problems☆17Aug 28, 2021Updated 5 years ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆42Jul 6, 2023Updated 3 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆53Feb 22, 2022Updated 4 years ago
- ☆111Jun 20, 2025Updated last year
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆353Jan 5, 2026Updated 8 months ago
- Problem B: 3D Placement with D2D Vertical Connections☆12Jun 30, 2022Updated 4 years ago
- ☆102Jun 24, 2025Updated last year
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SMT-based-STDCELL-Layout-Generator☆20Sep 30, 2021Updated 4 years ago
- ☆28Jun 21, 2024Updated 2 years ago
- ☆171Jul 12, 2023Updated 3 years ago
- DATC Robust Design Flow.☆37Jan 21, 2020Updated 6 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆30Apr 9, 2025Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆46Jul 17, 2024Updated 2 years ago
- ☆15Jan 6, 2024Updated 2 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆31Oct 17, 2020Updated 5 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆152Jul 23, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…☆197Updated this week
- An open-source quantum automatic test generator.☆17Apr 14, 2026Updated 5 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆101Apr 30, 2025Updated last year
- A CUDA-based multi-GPU vertex-centric graph processing framework based on Warp Segmentation and Vertex Refinement techniques.☆12Mar 20, 2017Updated 9 years ago
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆14Mar 7, 2021Updated 5 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 7 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆217May 21, 2026Updated 4 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆720Dec 26, 2025Updated 9 months ago
- ☆103Jun 26, 2019Updated 7 years ago
- MLIR-based TileLang Ascend Adapter☆27Updated this week
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆93Feb 11, 2020Updated 6 years ago
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- Deep learning toolkit-enabled VLSI placement☆1,052Jul 18, 2026Updated 2 months ago