tsung-wei-huang / ece5960-physical-designLinks
☆40Updated 3 years ago
Alternatives and similar repositories for ece5960-physical-design
Users that are interested in ece5960-physical-design are comparing it to the libraries listed below
Sorting:
- GPU-based logic synthesis tool☆97Updated last week
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆107Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆74Updated this week
- The first version of TritonPart☆29Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆88Updated 7 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated 11 months ago
- ☆89Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆59Updated 6 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆52Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆76Updated 2 weeks ago
- IDEA project source files☆110Updated last month
- ☆29Updated last year
- ☆77Updated 5 months ago
- EDA physical synthesis optimization kit☆63Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆42Updated last year
- ☆26Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆145Updated 3 weeks ago
- Rsyn – An Extensible Physical Synthesis Framework☆133Updated last year
- ☆45Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆162Updated 7 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆38Updated 4 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆148Updated 5 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆58Updated 10 months ago
- ☆107Updated 6 years ago
- ☆94Updated 5 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆70Updated 5 months ago
- ☆25Updated 5 months ago
- Artificial Netlist Generator☆44Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆139Updated 2 years ago