☆43Nov 28, 2022Updated 3 years ago
Alternatives and similar repositories for ece5960-physical-design
Users that are interested in ece5960-physical-design are comparing it to the libraries listed below
Sorting:
- Heterogeneous Programming☆18Apr 24, 2023Updated 2 years ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 4 years ago
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- Advanced Programming for Computer Design Problems☆17Aug 28, 2021Updated 4 years ago
- iEDA water-drop training initiative☆13Sep 10, 2024Updated last year
- ☆21Oct 7, 2025Updated 5 months ago
- iccad contest 2022 problem B☆16Sep 4, 2022Updated 3 years ago
- Problem B: 3D Placement with D2D Vertical Connections☆11Jun 30, 2022Updated 3 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆36Jul 6, 2023Updated 2 years ago
- ☆29Jul 12, 2025Updated 7 months ago
- A CUDA-based multi-GPU vertex-centric graph processing framework based on Warp Segmentation and Vertex Refinement techniques.☆12Mar 20, 2017Updated 8 years ago
- ☆99Jun 24, 2025Updated 8 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- repo with information useful for the course ME759 - High Performance Computing for Applications in Engineering☆28Feb 28, 2026Updated last week
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…☆173Updated this week
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 3 years ago
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- SystemVerilog RTL Linter for YoSys☆23Nov 22, 2024Updated last year
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆17Jun 3, 2023Updated 2 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- ☆51Apr 8, 2024Updated last year
- A decentralized work-stealing scheduler that dynamically schedules fixed-priority tasks in a non-preemptive manner.☆19May 31, 2015Updated 10 years ago
- About repo with information useful for the Fall 2024 offering of ECE 759 - High Performance Computing for Applications in Engineering☆26Oct 18, 2024Updated last year
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆26Apr 9, 2025Updated 11 months ago
- Deep learning toolkit-enabled VLSI placement☆952Feb 19, 2026Updated 2 weeks ago
- reference block design for the ASAP7nm library in Cadence Innovus☆59Jun 25, 2024Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 7 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆90Apr 30, 2025Updated 10 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆157Jan 16, 2026Updated last month
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆90Aug 22, 2024Updated last year
- COMS 超大规模集成电路设计书籍☆31May 12, 2022Updated 3 years ago
- ☆25Jun 21, 2024Updated last year
- ☆159Jul 12, 2023Updated 2 years ago
- ☆25Dec 8, 2025Updated 3 months ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,129Feb 27, 2026Updated last week
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Feb 11, 2020Updated 6 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated 2 months ago