Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Synopsys® PrimeTime® and DC Ultra™.
☆13Jun 9, 2021Updated 4 years ago
Alternatives and similar repositories for RTL-PowerOptimization
Users that are interested in RTL-PowerOptimization are comparing it to the libraries listed below
Sorting:
- Example of a full DC synthesis script for a simple design☆13Feb 25, 2019Updated 7 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12May 29, 2021Updated 4 years ago
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- Learn and build GPU RTL from scratch☆18Aug 1, 2025Updated 7 months ago
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆17Oct 24, 2021Updated 4 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Feb 18, 2021Updated 5 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 8 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Sep 28, 2017Updated 8 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆21Jun 30, 2025Updated 8 months ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 8 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- LDPC decoders for ARM processor☆12Jul 23, 2021Updated 4 years ago
- ☆16Mar 27, 2024Updated last year
- The SSE SIMD-based LDPC decoder described in the article "Efficient GPU and CPU-based LDPC decoders for long codewords" ( http://link.spr…☆11Nov 10, 2014Updated 11 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- VGA LCD Core (OpenCores)☆14May 22, 2018Updated 7 years ago
- 基于玄铁openc906，搭建最小化SoC系统☆18Apr 7, 2025Updated 10 months ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆11Jan 8, 2021Updated 5 years ago
- ☆17Apr 7, 2022Updated 3 years ago
- Programming (8051)☆11Nov 23, 2018Updated 7 years ago
- Custom ASIC Design for SHA-256☆14Nov 22, 2025Updated 3 months ago
- Antelope cryptography library for ECC, RSA and SHA-3☆10Mar 12, 2025Updated 11 months ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Jul 23, 2020Updated 5 years ago
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- ECG Classification using PyTorch☆18Jun 27, 2022Updated 3 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- ☆16Sep 14, 2023Updated 2 years ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- Computer architecture project : Cache simulator with LRU replacement policy☆12Jul 27, 2021Updated 4 years ago
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆15Jun 11, 2025Updated 8 months ago
- Bugs Everywhere (BE), a bugtracker built on distributed version control.☆16Nov 17, 2016Updated 9 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 6 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆17Oct 4, 2022Updated 3 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Dec 8, 2022Updated 3 years ago