ABC: System for Sequential Logic Synthesis and Formal Verification
☆32Mar 9, 2026Updated 2 weeks ago
Alternatives and similar repositories for abc
Users that are interested in abc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GUI for SymbiYosys☆17Oct 13, 2025Updated 5 months ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- A padring generator for ASICs☆26May 17, 2023Updated 2 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Bare-bones demo of full-duplex I2S with the RP2040 and the WM8731 codec☆12Oct 29, 2021Updated 4 years ago
- Equivalence checking with Yosys☆58Updated this week
- ☆17Nov 25, 2017Updated 8 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆31Jan 17, 2020Updated 6 years ago
- A normalizing interpreter for the untyped λ-calculus in 292 characters of Haskell☆10Mar 8, 2016Updated 10 years ago
- Project Trellis database☆14Sep 15, 2025Updated 6 months ago
- download the macOS SDK legally without an Apple account☆11Jun 1, 2023Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆91Mar 4, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Documenting the Lattice ECP5 bit-stream format.☆448Feb 26, 2026Updated 3 weeks ago
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆17Oct 7, 2025Updated 5 months ago
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆15Sep 3, 2025Updated 6 months ago
- Yet Another VHDL tool☆30May 15, 2017Updated 8 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 8 years ago
- ☆19Aug 30, 2020Updated 5 years ago
- Verilator open-source SystemVerilog simulator and lint system☆23Updated this week
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- ☆14Apr 14, 2023Updated 2 years ago
- nextpnr portable FPGA place and route tool☆1,631Updated this week
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 6 years ago
- This repository contain source code for ngspice and ghdl integration☆34Feb 25, 2026Updated last month
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated 2 months ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 5 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆16Oct 4, 2022Updated 3 years ago
- STM32 BluePill as USB SD Card reader in SPI mode with SPL☆14Jan 11, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A highly integrated, small form factor Motorola 68000 based computer featuring "COM" ports and an "ET"hernet controller, and associated b…☆16Oct 7, 2025Updated 5 months ago
- A RRAM addon for the NCSU FreePDK 45nm☆25Jan 10, 2022Updated 4 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆500Mar 4, 2026Updated 3 weeks ago
- 6809 Playground - main system☆10Jul 12, 2025Updated 8 months ago
- A reimplementation of a tiny stack CPU☆87Dec 8, 2023Updated 2 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Jul 12, 2024Updated last year
- Naive Educational RISC V processor☆94Oct 12, 2025Updated 5 months ago