ABC: System for Sequential Logic Synthesis and Formal Verification
☆34Jun 9, 2026Updated this week
Alternatives and similar repositories for abc
Users that are interested in abc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GUI for SymbiYosys☆17Oct 13, 2025Updated 8 months ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- A padring generator for ASICs☆26May 17, 2023Updated 3 years ago
- Equivalence checking with Yosys☆60Jun 4, 2026Updated last week
- ☆17Nov 25, 2017Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆32Jan 17, 2020Updated 6 years ago
- A normalizing interpreter for the untyped λ-calculus in 292 characters of Haskell☆10Mar 8, 2016Updated 10 years ago
- Project Trellis database☆14Sep 15, 2025Updated 8 months ago
- download the macOS SDK legally without an Apple account☆12Jun 1, 2023Updated 3 years ago
- Mutation Cover with Yosys (MCY)☆92Jun 2, 2026Updated last week
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆17Oct 7, 2025Updated 8 months ago
- Yet Another VHDL tool☆30May 15, 2017Updated 9 years ago
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆17Sep 3, 2025Updated 9 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 9 years ago
- ☆19Aug 30, 2020Updated 5 years ago
- Verilator open-source SystemVerilog simulator and lint system☆24Updated this week
- ☆17Apr 14, 2023Updated 3 years ago
- nextpnr portable FPGA place and route tool☆1,694Jun 5, 2026Updated last week
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A Verilog Synthesis Regression Test☆38Jan 19, 2026Updated 4 months ago
- This repository contain source code for ngspice and ghdl integration☆35Jun 3, 2026Updated last week
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- ☆15May 11, 2023Updated 3 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆17Oct 4, 2022Updated 3 years ago
- STM32 BluePill as USB SD Card reader in SPI mode with SPL☆14Jan 11, 2022Updated 4 years ago
- A highly integrated, small form factor Motorola 68000 based computer featuring "COM" ports and an "ET"hernet controller, and associated b…☆17May 11, 2026Updated last month
- A RRAM addon for the NCSU FreePDK 45nm☆26Jan 10, 2022Updated 4 years ago
- 6809 Playground - main system☆10Jul 12, 2025Updated 11 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆518Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Jan 22, 2022Updated 4 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆31Jul 12, 2024Updated last year
- Naive Educational RISC V processor☆95Oct 12, 2025Updated 8 months ago
- Yosys Open SYnthesis Suite☆4,531Updated this week
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25May 20, 2026Updated 3 weeks ago
- converts catgirls to gds files☆15May 24, 2021Updated 5 years ago