YosysHQ / abcLinks
ABC: System for Sequential Logic Synthesis and Formal Verification
☆29Updated 3 weeks ago
Alternatives and similar repositories for abc
Users that are interested in abc are comparing it to the libraries listed below
Sorting:
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- FPGA Assembly (FASM) Parser and Generator☆95Updated 3 years ago
- A Verilog parser for Haskell.☆36Updated 4 years ago
- PicoRV☆44Updated 5 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- ☆23Updated 3 months ago
- Mutation Cover with Yosys (MCY)☆86Updated 3 weeks ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 7 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated 2 weeks ago
- Demo SoC for SiliconCompiler.☆60Updated last week
- Fiber-based SystemVerilog Simulator.☆25Updated 3 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆46Updated 2 months ago
- IRSIM switch-level simulator for digital circuits☆34Updated 4 months ago
- A pipelined RISC-V processor☆57Updated last year
- ☆56Updated 3 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- chipy hdl☆17Updated 7 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- System on Chip toolkit for Amaranth HDL☆92Updated 10 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆36Updated 5 months ago
- A reimplementation of a tiny stack CPU☆85Updated last year
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- This repository contain source code for ngspice and ghdl integration☆32Updated 7 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago