YosysHQ / abcLinks
ABC: System for Sequential Logic Synthesis and Formal Verification
☆29Updated last month
Alternatives and similar repositories for abc
Users that are interested in abc are comparing it to the libraries listed below
Sorting:
- FPGA Assembly (FASM) Parser and Generator☆96Updated 3 years ago
- Mutation Cover with Yosys (MCY)☆87Updated this week
- A Verilog Synthesis Regression Test☆37Updated last year
- PicoRV☆44Updated 5 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- Demo SoC for SiliconCompiler.☆61Updated this week
- ☆23Updated 5 months ago
- IRSIM switch-level simulator for digital circuits☆34Updated 6 months ago
- A tiny POWER Open ISA soft processor written in Chisel☆110Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 8 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆147Updated last month
- Benchmarks for Yosys development☆24Updated 5 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- SoftCPU/SoC engine-V☆55Updated 6 months ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated 6 months ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆93Updated last year
- FPGA tool performance profiling☆102Updated last year
- A Verilog parser for Haskell.☆36Updated 4 years ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- mantle library☆44Updated 2 years ago
- Collection of test cases for Yosys☆17Updated 3 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- ☆56Updated 3 years ago
- This repository contain source code for ngspice and ghdl integration☆33Updated 9 months ago
- A reimplementation of a tiny stack CPU☆85Updated last year