ABC: System for Sequential Logic Synthesis and Formal Verification
☆32Feb 27, 2026Updated this week
Alternatives and similar repositories for abc
Users that are interested in abc are comparing it to the libraries listed below
Sorting:
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- A padring generator for ASICs☆25May 17, 2023Updated 2 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- A normalizing interpreter for the untyped λ-calculus in 292 characters of Haskell☆10Mar 8, 2016Updated 9 years ago
- Equivalence checking with Yosys☆58Updated this week
- ☆15May 11, 2023Updated 2 years ago
- Fundamentals of the control-toolbox ecosystem☆13Updated this week
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆31Jan 17, 2020Updated 6 years ago
- ☆12Jul 20, 2022Updated 3 years ago
- converts catgirls to gds files☆15May 24, 2021Updated 4 years ago
- fundamental traits to describe an architecture in the yaxpeax project☆17Mar 1, 2025Updated last year
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆17Oct 7, 2025Updated 4 months ago
- Import SBML dynamic models into the Julia SciML ecosystem for jump (Gillespie), SDE, and ODE simulations☆23Feb 21, 2026Updated last week
- Abacus – Unified Syntax for Pattern Matching over Algebraic Types in Common Lisp☆28Nov 29, 2015Updated 10 years ago
- The base package for Optimization.jl, containing the structs and basic functions for it.☆17Aug 18, 2025Updated 6 months ago
- Verilator open-source SystemVerilog simulator and lint system☆22Updated this week
- A lightweight terminal made with OpenGL☆25Dec 21, 2019Updated 6 years ago
- ☆19Aug 30, 2020Updated 5 years ago
- ☆20Aug 4, 2022Updated 3 years ago
- Symbolics-based function property propagation for optimization☆21Feb 24, 2026Updated last week
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- A reimplementation of a tiny stack CPU☆87Dec 8, 2023Updated 2 years ago
- [in-progress] toy rust microkernel and operating system for riscv64☆30Jul 5, 2021Updated 4 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆25Jan 10, 2022Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- High-fidelity orbit determination and propagation for Near-Earth Objects, in Julia☆24Updated this week
- ☆12May 21, 2024Updated last year
- Mutation Cover with Yosys (MCY)☆91Feb 4, 2026Updated last month
- ☆25Sep 27, 2018Updated 7 years ago
- A Julia based simulation framework for thermodynamic cycles.☆31Dec 12, 2025Updated 2 months ago
- DeepONets, (Fourier) Neural Operators, Physics-Informed Neural Operators, and more in Julia☆31Feb 18, 2026Updated 2 weeks ago
- Mask ROM decoding utilities☆75Mar 20, 2023Updated 2 years ago
- A formatter for Julia that doesn't need a Julia runtime☆29Feb 3, 2022Updated 4 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆37Mar 22, 2019Updated 6 years ago
- memory-mapped registers for x86_64 systems☆37May 18, 2021Updated 4 years ago
- Buildtools for the Haiku operating system. (Pull requests will be ignored; patches may be sent to https://dev.haiku-os.org).☆42Dec 18, 2025Updated 2 months ago
- Documenting the Lattice ECP5 bit-stream format.☆447Feb 26, 2026Updated last week