Cell layout generation (MH Multiheight) for DTCO/STCO exploration toolkit.
☆15Oct 6, 2025Updated 9 months ago
Alternatives and similar repositories for SMTCellUCSD-MH
Users that are interested in SMTCellUCSD-MH are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆27May 24, 2025Updated last year
- ☆15Jan 14, 2025Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- ☆27Apr 24, 2021Updated 5 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆15Feb 5, 2026Updated 5 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆90Jul 2, 2026Updated 2 weeks ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆31Jul 24, 2025Updated 11 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆19Jan 17, 2026Updated 6 months ago
- ☆40May 8, 2025Updated last year
- ☆16Jul 3, 2023Updated 3 years ago
- Yosys RTLIL dialect for MLIR☆23Jun 12, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆48Jun 1, 2021Updated 5 years ago
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated last year
- AI-Assisted Verification of Data Structures☆21May 27, 2026Updated last month
- Refreshing automation for inductive equational proofs using e-graphs☆28Jul 7, 2024Updated 2 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- ☆16Jun 30, 2024Updated 2 years ago
- Connecting bv_decide to SMTLIB.☆15Updated this week
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆21Jan 28, 2026Updated 5 months ago
- ☆21Nov 29, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆58Apr 8, 2024Updated 2 years ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 6 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆30Dec 23, 2025Updated 6 months ago
- Bringing e-graphs to MLIR, natively.☆34Jul 9, 2026Updated last week
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 6 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆68Apr 18, 2026Updated 3 months ago
- ☆30Jun 18, 2026Updated last month
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆46Apr 10, 2026Updated 3 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- OpenROAD's Chatbot Assistant☆44Updated this week
- GPU-based logic synthesis tool☆107Mar 31, 2026Updated 3 months ago
- Taiwei-3D-Flow☆52Apr 20, 2026Updated 3 months ago
- ☆19Dec 21, 2020Updated 5 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆41Apr 13, 2025Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆32Jan 17, 2020Updated 6 years ago