Cell layout generation (MH Multiheight) for DTCO/STCO exploration toolkit.
☆16Oct 6, 2025Updated last year
Alternatives and similar repositories for SMTCellUCSD-MH
Users that are interested in SMTCellUCSD-MH are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆34May 24, 2025Updated last year
- ☆17Jan 14, 2025Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- ☆27Apr 24, 2021Updated 5 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆17Feb 5, 2026Updated 8 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆91Aug 4, 2026Updated 2 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- Public executable files and test cases of ATSim3D [ISEDA24] and ATSim3.5D [ISEDA25]☆12May 17, 2026Updated 4 months ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆35Jul 24, 2025Updated last year
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆20Jul 22, 2020Updated 6 years ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆22Jan 17, 2026Updated 8 months ago
- ☆43May 8, 2025Updated last year
- ☆16Jul 3, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- ☆50Jun 1, 2021Updated 5 years ago
- Integer Multiplier Generator for Verilog☆26Jul 4, 2025Updated last year
- AI-Assisted Verification of Data Structures☆23May 27, 2026Updated 4 months ago
- Refreshing automation for inductive equational proofs using e-graphs☆28Jul 7, 2024Updated 2 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- ☆16Jun 30, 2024Updated 2 years ago
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆26Jan 28, 2026Updated 8 months ago
- Connecting bv_decide to SMTLIB.☆19Sep 27, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆22Nov 29, 2022Updated 3 years ago
- ☆61Apr 8, 2024Updated 2 years ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆15Jan 9, 2026Updated 9 months ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 9 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆71Apr 18, 2026Updated 5 months ago
- OpenROAD's Chatbot Assistant☆48Updated this week
- ☆36Jun 18, 2026Updated 3 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆48Apr 10, 2026Updated 5 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆24Oct 31, 2024Updated last year
- E-Graphs, natively in MLIR☆46Updated this week
- Taiwei-3D-Flow☆64Oct 1, 2026Updated last week
- GPU-based logic synthesis tool☆111Mar 31, 2026Updated 6 months ago
- ☆19Dec 21, 2020Updated 5 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆43Apr 13, 2025Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆34Jan 17, 2020Updated 6 years ago