Cell layout generation (MH Multiheight) for DTCO/STCO exploration toolkit.
☆16Oct 6, 2025Updated last year
Alternatives and similar repositories for SMTCellUCSD-MH
Users that are interested in SMTCellUCSD-MH are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆34May 24, 2025Updated last year
- ☆17Jan 14, 2025Updated last year
- ☆21Sep 14, 2026Updated last month
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆20Jul 22, 2020Updated 6 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- gHyPart: GPU-friendly End-to-End Hypergraph Partitioner☆12Feb 6, 2025Updated last year
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 4 months ago
- ☆27Apr 24, 2021Updated 5 years ago
- Zhuofan Lin and Shiju Lin, "GPU-Accelerated Efficient Transduction for Logic Optimization", Design, Automation & Test in Europe Conferenc…☆14Sep 19, 2026Updated last month
- Public executable files and test cases of ATSim3D [ISEDA24] and ATSim3.5D [ISEDA25]☆11Oct 19, 2026Updated last week
- ☆17Feb 5, 2026Updated 8 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆91Aug 4, 2026Updated 2 months ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆37Jul 24, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆22Oct 26, 2025Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- ☆10Sep 29, 2024Updated 2 years ago
- FastPoly: An Efficient Polynomial Package for the Verification of Integer Arithmetic Circuits☆14Aug 5, 2025Updated last year
- EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning (TACAS 2026)☆10Oct 9, 2025Updated last year
- ☆44May 8, 2025Updated last year
- static symmetry breaking for SAT☆26May 26, 2026Updated 5 months ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆22Jan 17, 2026Updated 9 months ago
- Taiwei-3D-Flow☆70Oct 20, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆16Jul 3, 2023Updated 3 years ago
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- BAG (BAG AMS Generator) Primitives Library for SKY130☆22May 16, 2023Updated 3 years ago
- [ICCAD'26] Forbench: Symbolic Simulation Helps Make Your Testbench More Formal☆15Sep 8, 2026Updated last month
- Refreshing automation for inductive equational proofs using e-graphs☆28Jul 7, 2024Updated 2 years ago
- ☆10Mar 11, 2022Updated 4 years ago
- ☆16Jun 30, 2024Updated 2 years ago
- ☆52Jun 1, 2021Updated 5 years ago
- AI-Assisted Verification of Data Structures☆25May 27, 2026Updated 5 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆61Apr 8, 2024Updated 2 years ago
- Integer Multiplier Generator for Verilog☆27Jul 4, 2025Updated last year
- RTLScout is a agentic RTL optimization framework☆67Updated this week
- ☆22Nov 29, 2022Updated 3 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- FPGA synthesis tool powered by equality saturation and program synthesis.☆16Jan 9, 2026Updated 9 months ago
- ☆12Oct 10, 2024Updated 2 years ago