lnestor / sat_attackLinks
A basic implementation of a SAT attack on logic locking.
☆13Updated 4 years ago
Alternatives and similar repositories for sat_attack
Users that are interested in sat_attack are comparing it to the libraries listed below
Sorting:
- This is a probabilistic SAT attack tool.☆14Updated 4 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 4 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆96Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 5 years ago
- This is a python repo for flattening Verilog☆20Updated 3 weeks ago
- Lock circuitgraphs using various logic locking techniques☆10Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆47Updated last year
- ☆15Updated 3 months ago
- ☆17Updated 2 years ago
- ☆59Updated 7 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated last year
- ☆36Updated 2 years ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- DATC RDF☆50Updated 5 years ago
- ☆20Updated 3 years ago
- OpenDesign Flow Database☆17Updated 7 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆34Updated 9 months ago
- Fast Symbolic Repair of Hardware Design Code☆32Updated 11 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆75Updated last month
- Equivalence checking with Yosys☆53Updated last month
- Next generation CGRA generator☆118Updated this week
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 8 months ago
- FPGA related files for ORAM☆14Updated 10 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Updated 4 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆13Updated 2 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- A configurable SRAM generator☆56Updated 4 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Updated 8 years ago