A basic implementation of a SAT attack on logic locking.
☆13Jun 30, 2021Updated 4 years ago
Alternatives and similar repositories for sat_attack
Users that are interested in sat_attack are comparing it to the libraries listed below
Sorting:
- Lock circuitgraphs using various logic locking techniques☆11May 2, 2023Updated 2 years ago
- This is a probabilistic SAT attack tool.☆13Jun 5, 2021Updated 4 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆31Jan 17, 2020Updated 6 years ago
- ☆23Mar 13, 2023Updated 3 years ago
- ☆20Aug 22, 2022Updated 3 years ago
- ☆21Jan 25, 2018Updated 8 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 6 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆16Oct 25, 2017Updated 8 years ago
- Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems ov…☆15Jul 28, 2023Updated 2 years ago
- Debiasing Through Data Attribution☆12May 23, 2024Updated last year
- Reed Solomon Encoder and Decoder Digital IP☆22Jun 14, 2020Updated 5 years ago
- [ICLR 2025] On Evluating the Durability of Safegurads for Open-Weight LLMs☆13Jun 20, 2025Updated 9 months ago
- Providing examples on how to setup and use xschem, ngspice, and gaw, to do analog IC design☆15Jul 6, 2025Updated 8 months ago
- Hardware Security Labs☆31May 3, 2017Updated 8 years ago
- [NeurIPS'24] "NeuralFuse: Learning to Recover the Accuracy of Access-Limited Neural Network Inference in Low-Voltage Regimes"☆10Sep 18, 2025Updated 6 months ago
- A Python API for the MiniSat and MiniCard constraint solvers.☆23Jan 1, 2026Updated 2 months ago
- ☆16Aug 15, 2021Updated 4 years ago
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆26Mar 15, 2021Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Jul 12, 2024Updated last year
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆89May 7, 2024Updated last year
- ☆14Jan 30, 2021Updated 5 years ago
- Defense/Attack PUF Library (DA PUF Library)☆55May 5, 2020Updated 5 years ago
- ☆18Nov 10, 2024Updated last year
- Tools for working with circuits as graphs in python☆126Nov 17, 2023Updated 2 years ago
- ☆22Aug 21, 2025Updated 7 months ago
- A PyTorch implementation of the Graph Neural Network Model (GNN)☆22Mar 6, 2023Updated 3 years ago
- Hack@DAC 2021☆18Jul 24, 2024Updated last year
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆16Dec 3, 2021Updated 4 years ago
- ☆13Apr 25, 2025Updated 10 months ago
- SAT-based ATPG using TG-Pro model☆19Jun 5, 2018Updated 7 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆25Jan 10, 2022Updated 4 years ago
- ☆21Mar 30, 2023Updated 2 years ago
- CrazyDiskInfo is an interactive TUI S.M.A.R.T viewer for Unix systems.☆10Aug 9, 2022Updated 3 years ago
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆22Mar 25, 2025Updated 11 months ago
- Artefacts for: "VMScape: Exposing and Exploiting Incomplete Branch Predictor Isolation in Cloud Environments"☆37Oct 17, 2025Updated 5 months ago
- Implementation VexRiscv on ultra96☆13Apr 18, 2022Updated 3 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆20Jun 17, 2020Updated 5 years ago
- ☆20Nov 18, 2024Updated last year
- ☆16Feb 9, 2022Updated 4 years ago