lnestor / sat_attackLinks
A basic implementation of a SAT attack on logic locking.
☆12Updated 4 years ago
Alternatives and similar repositories for sat_attack
Users that are interested in sat_attack are comparing it to the libraries listed below
Sorting:
- This is a probabilistic SAT attack tool.☆14Updated 4 years ago
- ☆21Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated 6 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆87Updated last year
- Lock circuitgraphs using various logic locking techniques☆10Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆54Updated 6 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 2 weeks ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 7 months ago
- Defense/Attack PUF Library (DA PUF Library)☆50Updated 5 years ago
- EDA physical synthesis optimization kit☆60Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- This is a python repo for flattening Verilog☆18Updated 2 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- Memory Compiler Tutorial☆10Updated 3 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- A logic synthesis tool☆77Updated 3 weeks ago
- ☆41Updated 7 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆12Updated 2 years ago
- TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection☆21Updated last year
- DATC RDF☆50Updated 5 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆22Updated 2 years ago
- Tools for working with circuits as graphs in python☆122Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- Chisel Fixed-Point Arithmetic Library☆14Updated 7 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆36Updated 9 months ago
- ☆24Updated last year
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆58Updated 2 months ago
- SAT-based ATPG using TG-Pro model☆16Updated 7 years ago