lnestor / sat_attackLinks
A basic implementation of a SAT attack on logic locking.
☆13Updated 4 years ago
Alternatives and similar repositories for sat_attack
Users that are interested in sat_attack are comparing it to the libraries listed below
Sorting:
- This is a probabilistic SAT attack tool.☆14Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 5 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 6 years ago
- Defense/Attack PUF Library (DA PUF Library)☆55Updated 5 years ago
- ☆17Updated 2 years ago
- TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection☆22Updated 2 years ago
- Lock circuitgraphs using various logic locking techniques☆10Updated 2 years ago
- ☆30Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆79Updated last month
- This is a python repo for flattening Verilog☆20Updated last month
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated last year
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Updated last year
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Updated 6 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Updated 9 years ago
- GNN-RE datasets for circuit recognition☆56Updated 2 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆21Updated 3 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆49Updated last year
- ASIC Design kit for Skywater 130 for use with mflowgen☆14Updated 2 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆33Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆35Updated 7 months ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆67Updated 8 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆35Updated 9 months ago
- ☆59Updated last week
- OpenDesign Flow Database☆17Updated 7 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago