lnestor / sat_attackLinks
A basic implementation of a SAT attack on logic locking.
☆13Updated 4 years ago
Alternatives and similar repositories for sat_attack
Users that are interested in sat_attack are comparing it to the libraries listed below
Sorting:
- This is a probabilistic SAT attack tool.☆14Updated 4 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆96Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 4 months ago
- Lock circuitgraphs using various logic locking techniques☆10Updated 2 years ago
- ☆17Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated 11 months ago
- Collection of digital hardware modules & projects (benchmarks)☆75Updated last month
- ☆15Updated 3 months ago
- TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection☆21Updated 2 years ago
- GNN-RE datasets for circuit recognition☆56Updated 2 years ago
- ☆29Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated last year
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- This is a python repo for flattening Verilog☆20Updated 3 weeks ago
- A logic synthesis tool☆84Updated 4 months ago
- DATC RDF☆50Updated 5 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆14Updated 2 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Updated last year
- DATC Robust Design Flow.☆36Updated 5 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Updated 9 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- Tools for working with circuits as graphs in python☆127Updated 2 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Updated 4 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆34Updated 9 months ago
- A Value Change Dump (VCD) file parser and analyzer☆24Updated 5 years ago
- ☆43Updated 7 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆47Updated last year
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago