lnestor / sat_attackLinks
A basic implementation of a SAT attack on logic locking.
☆13Updated 4 years ago
Alternatives and similar repositories for sat_attack
Users that are interested in sat_attack are comparing it to the libraries listed below
Sorting:
- This is a probabilistic SAT attack tool.☆14Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 2 months ago
- ☆17Updated last year
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆14Updated 8 years ago
- TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection☆21Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated 2 weeks ago
- Lock circuitgraphs using various logic locking techniques☆10Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆53Updated 9 months ago
- This is a python repo for flattening Verilog☆20Updated 5 months ago
- EDA physical synthesis optimization kit☆62Updated last year
- ☆27Updated last year
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆31Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆13Updated 2 years ago
- ☆54Updated 5 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Updated 3 years ago
- ☆20Updated 3 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- A logic synthesis tool☆82Updated last month
- Tools for working with circuits as graphs in python☆125Updated last year
- Equivalence checking with Yosys☆51Updated 3 weeks ago
- GPU-based logic synthesis tool☆92Updated 2 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆20Updated 10 months ago
- ☆77Updated 4 months ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago