lnestor / sat_attackLinks
A basic implementation of a SAT attack on logic locking.
☆12Updated 3 years ago
Alternatives and similar repositories for sat_attack
Users that are interested in sat_attack are comparing it to the libraries listed below
Sorting:
- This is a probabilistic SAT attack tool.☆14Updated 4 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- This is a python repo for flattening Verilog☆17Updated 3 weeks ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆48Updated 4 months ago
- TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection☆12Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- ☆24Updated last year
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆54Updated 3 weeks ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 5 years ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆14Updated 3 years ago
- ☆15Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆34Updated 4 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 5 months ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆13Updated 2 years ago
- ☆15Updated 3 years ago
- ☆13Updated 3 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆9Updated 5 years ago
- SRAM☆22Updated 4 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated this week
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 5 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆17Updated 3 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- ☆13Updated 3 years ago
- ☆21Updated 11 months ago
- SAT-based ATPG using TG-Pro model☆16Updated 7 years ago