lnestor / sat_attackLinks
A basic implementation of a SAT attack on logic locking.
☆13Updated 4 years ago
Alternatives and similar repositories for sat_attack
Users that are interested in sat_attack are comparing it to the libraries listed below
Sorting:
- This is a probabilistic SAT attack tool.☆14Updated 4 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆30Updated 6 years ago
- Lock circuitgraphs using various logic locking techniques☆10Updated 2 years ago
- ☆17Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 5 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection☆22Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆80Updated 2 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆35Updated 10 months ago
- OpenDesign Flow Database☆17Updated 7 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 9 months ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆12Updated 5 years ago
- ☆26Updated 4 years ago
- This is a python repo for flattening Verilog☆20Updated last month
- DATC RDF☆50Updated 5 years ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- RapidSmith2 - the Vivado successor to RapidSmith. Released Jan 4, 2017.☆42Updated 6 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆22Updated 3 years ago
- ☆30Updated last year
- SRAM☆22Updated 5 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆49Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆35Updated 8 months ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Updated last year
- ☆20Updated 3 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated last year
- ☆16Updated 4 years ago