lnestor / sat_attackLinks
A basic implementation of a SAT attack on logic locking.
☆13Updated 4 years ago
Alternatives and similar repositories for sat_attack
Users that are interested in sat_attack are comparing it to the libraries listed below
Sorting:
- This is a probabilistic SAT attack tool.☆14Updated 4 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆95Updated last year
- Defense/Attack PUF Library (DA PUF Library)☆54Updated 5 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Updated last year
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- ☆21Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆38Updated 4 months ago
- Memory Compiler Tutorial☆14Updated 3 years ago
- Lock circuitgraphs using various logic locking techniques☆10Updated 2 years ago
- ☆17Updated 2 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Updated 5 years ago
- This is a python repo for flattening Verilog☆20Updated 7 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated 11 months ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- EDA physical synthesis optimization kit☆63Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆74Updated last week
- ASIC Design kit for Skywater 130 for use with mflowgen☆13Updated 2 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆34Updated 8 months ago
- ☆15Updated 3 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆59Updated 11 months ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆20Updated 2 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Updated last month
- OpenDesign Flow Database☆17Updated 7 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆103Updated 5 months ago
- ☆44Updated 5 years ago
- Automated Repair of Verilog Hardware Descriptions☆35Updated 10 months ago
- Tools for working with circuits as graphs in python☆126Updated 2 years ago