Lagrangian Relaxation-Based Time-Division Multiplexing Optimization for Multi-FPGA Systems
☆15Jun 25, 2020Updated 6 years ago
Alternatives and similar repositories for larf
Users that are interested in larf are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Niklas Een's ABC/ZZ framework☆25May 14, 2022Updated 4 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆32Jan 17, 2020Updated 6 years ago
- A Design Rule Checker with GPU Acceleration☆65Sep 15, 2023Updated 2 years ago
- ☆10Sep 7, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- An open-source 3D IC design platform that leverages existing open EDA tools while incorporating tailored abstractions and customizations …☆17Oct 29, 2024Updated last year
- R2MDC FFT/IFFT processor adaptive to 64/128/256/512 point☆19Dec 23, 2025Updated 6 months ago
- GDSII file format links☆14May 4, 2020Updated 6 years ago
- Timing prediction dataset download and instructions.☆19Jun 7, 2023Updated 3 years ago
- Examples of the TCL Scripts for different purposes and for VLSI Physical Design are provided here for your reference☆38Dec 30, 2022Updated 3 years ago
- Codes for femtosecond laser interaction research☆13Jun 25, 2025Updated last year
- ☆10Dec 11, 2022Updated 3 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Rsyn – An Extensible Physical Synthesis Framework☆139Jul 20, 2024Updated 2 years ago
- 戴爷爷的量子力学☆11Apr 10, 2021Updated 5 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆93Feb 11, 2020Updated 6 years ago
- ☆24May 8, 2025Updated last year
- Optimization results for superconducting electronic (SCE) circuits☆19Dec 5, 2023Updated 2 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- A blog about Coq☆11Mar 21, 2021Updated 5 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- An Elixir library to interface with the MLX90640 Far Infrared Thermal Sensor Array.☆11Sep 27, 2023Updated 2 years ago
- ☆26Dec 1, 2025Updated 7 months ago
- Program to calculate the complex conductivity, complex dieletric constant and complex refractive index from the time domain terahertz spe…☆10May 13, 2020Updated 6 years ago
- ☆14Apr 8, 2025Updated last year
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆14Aug 12, 2020Updated 5 years ago
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆10Jan 11, 2021Updated 5 years ago
- ☆10May 20, 2022Updated 4 years ago
- Unity project for simple cool laser beams using Blender.☆10Oct 14, 2016Updated 9 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- Open Source Multi-Maker (3D printer, CNC, Laser cutter/engraver)☆12Dec 8, 2015Updated 10 years ago
- High-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆10Jul 12, 2020Updated 6 years ago
- NXP S32V234; yocto embedded linux; 4 cameras OV10635 with MAX-GMSL; S32DS 3.2 IDE; WinSCP;☆11Mar 12, 2020Updated 6 years ago
- FPGA implementation of an ADAT receiver/transmitter using amaranth HDL☆13Sep 17, 2024Updated last year
- The developed solution for designing an affordable manipulator to be used for teaching proposes where students get to use an FPGA and the…☆11Oct 3, 2023Updated 2 years ago
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago