Alternatives and similar repositories for abc-zz

Users that are interested in abc-zz are comparing it to the libraries listed below

• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆94Updated 3 months ago
• lsils / kitty
  C++ truth table library
  ☆62Updated 4 months ago
• stdgregwar / elve
  ELVE : ELVE Logic Visualization Engine
  ☆11Updated 8 years ago
• msoeken / cirkit
  A circuit toolkit
  ☆106Updated 5 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆32Updated 4 years ago
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆29Updated 3 years ago
• nbulsi / also
  A logic synthesis tool
  ☆82Updated 2 months ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆37Updated last year
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆116Updated 6 months ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆96Updated this week
• lsils / mockturtle
  C++ logic network library
  ☆262Updated 2 months ago
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆81Updated last year
• lsils / SCE-benchmarks
  Optimization results for superconducting electronic (SCE) circuits
  ☆15Updated last year
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆16Updated 9 years ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆45Updated 2 months ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆201Updated last year
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆17Updated 7 months ago
• verilog-to-routing / libblifparse
  Parsing library for BLIF netlists
  ☆19Updated last year
• jix / kissat_extras
  A fork of the Kissat SAT solver with additional features. Supports incremental solving.
  ☆17Updated 3 years ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆23Updated 4 months ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆39Updated last year
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆14Updated 3 years ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆50Updated last week
• lnis-uofu / ML-Mapper
  ☆13Updated 2 years ago
• daniellustig / pipecheck
  ☆19Updated 10 years ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆149Updated 2 weeks ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆42Updated 3 months ago
• amahzoon / genmul
  ☆18Updated 4 years ago