berkeley-abc / abc-zzLinks
Niklas Een's ABC/ZZ framework
☆22Updated 3 years ago
Alternatives and similar repositories for abc-zz
Users that are interested in abc-zz are comparing it to the libraries listed below
Sorting:
- Optimization results for superconducting electronic (SCE) circuits☆13Updated last year
- An advanced header-only exact synthesis library☆26Updated 2 years ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- C++ truth table library☆56Updated 2 weeks ago
- AIGER And-Inverter-Graph Library☆78Updated this week
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆61Updated last year
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Updated 8 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆36Updated 11 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆32Updated 10 months ago
- A logic synthesis tool☆73Updated last month
- ☆13Updated 4 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆104Updated 3 weeks ago
- IDEA project source files☆106Updated 6 months ago
- C++ header-only exact synthesis library☆17Updated 2 years ago
- C++ header-only reasoning library☆16Updated 10 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Parsing library for BLIF netlists☆19Updated 7 months ago
- Coriolis VLSI EDA Tool (LIP6)☆67Updated last week
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- C++ logic network library☆232Updated 2 weeks ago
- Source files to reproduce the results shown for A-QED at DAC 2020☆9Updated 4 years ago
- Equivalence checking with Yosys☆43Updated last month
- ELVE : ELVE Logic Visualization Engine☆11Updated 7 years ago
- 21st century electronic design automation tools, written in Rust.☆30Updated last week
- ☆105Updated 5 years ago
- Power grid analysis☆19Updated 4 years ago