Alternatives and similar repositories for abc-zz

Users that are interested in abc-zz are comparing it to the libraries listed below

• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆89Updated 3 months ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆29Updated 2 years ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆116Updated 5 months ago
• stdgregwar / elve
  ELVE : ELVE Logic Visualization Engine
  ☆11Updated 8 years ago
• msoeken / cirkit
  A circuit toolkit
  ☆105Updated 5 years ago
• lsils / kitty
  C++ truth table library
  ☆62Updated 3 months ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• nbulsi / also
  A logic synthesis tool
  ☆82Updated 2 months ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• lsils / SCE-benchmarks
  Optimization results for superconducting electronic (SCE) circuits
  ☆15Updated last year
• lsils / mockturtle
  C++ logic network library
  ☆260Updated last month
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆16Updated 9 years ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆37Updated last year
• verilog-to-routing / libblifparse
  Parsing library for BLIF netlists
  ☆19Updated last year
• classabbyamp / espresso-logic
  A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
  ☆163Updated 5 years ago
• YosysHQ / yosys-bigsim
  A collection of big designs to run post-synthesis simulations with yosys
  ☆49Updated 10 years ago
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆79Updated last year
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆90Updated last week
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• leonardt / verilogAST-cpp
  C++17 implementation of an AST for Verilog code generation
  ☆24Updated 2 years ago
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆17Updated 6 months ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆17Updated 3 years ago
• jpsety / verilog_benchmark_circuits
  EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
  ☆28Updated 5 years ago
• rdaly525 / coreir
  ☆104Updated 3 years ago
• ucb-bar / barstools
  Useful utilities for BAR projects
  ☆32Updated last year
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆43Updated last month
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆62Updated last year
• najaeda / naja-verilog
  A standalone structural (gate-level) verilog parser
  ☆39Updated 2 months ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆51Updated last month