Alternatives and similar repositories for abc-zz:

Users that are interested in abc-zz are comparing it to the libraries listed below

• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆26Updated 6 months ago
• verilog-to-routing / libblifparse
  Parsing library for BLIF netlists
  ☆18Updated 2 months ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆65Updated 3 weeks ago
• nbulsi / also
  A logic synthesis tool
  ☆72Updated 2 years ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆56Updated 7 months ago
• najaeda / naja-verilog
  A standalone structural (gate-level) verilog parser
  ☆33Updated last month
• The-OpenROAD-Project / alpha-release
  Builds, flow and designs for the alpha release
  ☆54Updated 5 years ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆20Updated this week
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆14Updated 8 years ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆98Updated 2 months ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆79Updated this week
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆80Updated 8 months ago
• lsils / SCE-benchmarks
  Optimization results for superconducting electronic (SCE) circuits
  ☆11Updated last year
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆24Updated 2 years ago
• msoeken / cirkit
  A circuit toolkit
  ☆96Updated 4 years ago
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆50Updated last year
• msoeken / kitty
  C++ truth table library
  ☆51Updated 9 months ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆36Updated 2 months ago
• cuhk-eda / ripple-fpga
  RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA
  ☆89Updated 4 years ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆101Updated 2 months ago
• jinwookjungs / open_design_flow
  OpenDesign Flow Database
  ☆16Updated 6 years ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆18Updated this week
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆35Updated 6 months ago
• upscale-project / generic-sqed-demo
  ☆12Updated 3 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆63Updated 4 years ago
• woset-workshop / woset-workshop.github.io
  Workshop on Open-Source EDA Technology (WOSET)
  ☆48Updated 2 months ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆55Updated 3 months ago
• pku-dasys / cocoon
  An infrastructure for integrated EDA
  ☆38Updated last year
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆38Updated last month
• Kuree / hgdb
  Hardware generator debugger
  ☆73Updated 11 months ago