Niklas Een's ABC/ZZ framework
☆25May 14, 2022Updated 4 years ago
Alternatives and similar repositories for abc-zz
Users that are interested in abc-zz are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Lagrangian Relaxation-Based Time-Division Multiplexing Optimization for Multi-FPGA Systems☆15Jun 25, 2020Updated 6 years ago
- Metal: Learning a Meta-Solver for Syntax-Guided Program Synthesis☆15Feb 18, 2019Updated 7 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,225Updated this week
- ☆18Jul 12, 2024Updated 2 years ago
- The Verilog source code for DRUM approximate multiplier.☆32May 4, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 10 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆34Jan 17, 2020Updated 6 years ago
- ABACUS is a tool for approximate logic synthesis☆14Jul 13, 2020Updated 6 years ago
- A logic synthesis tool☆90Aug 8, 2026Updated last month
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆13Sep 14, 2025Updated last year
- Optimization results for superconducting electronic (SCE) circuits☆19Dec 5, 2023Updated 2 years ago
- Timing prediction dataset download and instructions.☆19Jun 7, 2023Updated 3 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆16Sep 28, 2017Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆49May 29, 2025Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 6 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆23Mar 13, 2023Updated 3 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 12 years ago
- ☆10Jun 4, 2021Updated 5 years ago
- ☆24Nov 25, 2024Updated last year
- ILAng documentation☆12Nov 2, 2025Updated 10 months ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆31Jun 23, 2025Updated last year
- ☆10Nov 19, 2015Updated 10 years ago
- ☆15Jun 18, 2023Updated 3 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated last year
- Source Code for 'Arduino Applied: Comprehensive Projects for Everyday Electronics' by Neil Cameron☆13Aug 11, 2020Updated 6 years ago
- JPEG Encoder Verilog☆84Oct 31, 2022Updated 3 years ago
- A tool for checking the contract satisfaction for hardware designs☆12Jul 21, 2026Updated last month
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 开放验证平台NutShell Cache验证案例☆12Dec 2, 2025Updated 9 months ago
- ☆16Sep 14, 2020Updated 6 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- Formal verification tools for Chisel and RISC-V☆15Mar 29, 2026Updated 5 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆32Dec 23, 2025Updated 8 months ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆16Apr 12, 2023Updated 3 years ago
- PyCharm Test Project created from Django default tutorial☆13Sep 23, 2015Updated 10 years ago