Alternatives and similar repositories for abc-zz

Users that are interested in abc-zz are comparing it to the libraries listed below

• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆94Updated 4 months ago
• nbulsi / also
  A logic synthesis tool
  ☆83Updated 3 months ago
• lsils / mockturtle
  C++ logic network library
  ☆268Updated 2 months ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆116Updated 7 months ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆29Updated 3 years ago
• msoeken / cirkit
  A circuit toolkit
  ☆106Updated 5 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆32Updated 4 years ago
• lsils / SCE-benchmarks
  Optimization results for superconducting electronic (SCE) circuits
  ☆17Updated 2 years ago
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆81Updated last year
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆37Updated last year
• lsils / kitty
  C++ truth table library
  ☆63Updated 4 months ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• stdgregwar / elve
  ELVE : ELVE Logic Visualization Engine
  ☆11Updated 8 years ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆201Updated last year
• classabbyamp / espresso-logic
  A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
  ☆165Updated 5 years ago
• hkustgz-zhang-lab / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆63Updated last month
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆62Updated last year
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆230Updated this week
• lnis-uofu / LSOracle
  IDEA project source files
  ☆110Updated 2 months ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆99Updated this week
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆45Updated 4 months ago
• jpsety / verilog_benchmark_circuits
  EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
  ☆29Updated 5 years ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆16Updated 9 years ago
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆58Updated 5 years ago
• verilog-to-routing / libblifparse
  Parsing library for BLIF netlists
  ☆19Updated last year
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆45Updated 3 months ago
• chengengjie / salt
  Steiner Shallow-Light Tree for VLSI Routing
  ☆59Updated last year
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆17Updated 7 months ago