Niklas Een's ABC/ZZ framework
☆24May 14, 2022Updated 3 years ago
Alternatives and similar repositories for abc-zz
Users that are interested in abc-zz are comparing it to the libraries listed below
Sorting:
- Metal: Learning a Meta-Solver for Syntax-Guided Program Synthesis☆15Feb 18, 2019Updated 7 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,132Mar 11, 2026Updated last week
- ☆19Jul 12, 2024Updated last year
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Sep 28, 2017Updated 8 years ago
- Optimization results for superconducting electronic (SCE) circuits☆18Dec 5, 2023Updated 2 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆31Jan 17, 2020Updated 6 years ago
- The Verilog source code for DRUM approximate multiplier.☆32May 4, 2023Updated 2 years ago
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆13Sep 14, 2025Updated 6 months ago
- ABACUS is a tool for approximate logic synthesis☆14Jul 13, 2020Updated 5 years ago
- A logic synthesis tool☆86Sep 8, 2025Updated 6 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Logic synthesis system from UC Berkeley☆47Feb 26, 2025Updated last year
- Timing prediction dataset download and instructions.☆18Jun 7, 2023Updated 2 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆23Mar 13, 2023Updated 3 years ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- Torc: Tools for Open Reconfigurable Computing☆39Apr 12, 2017Updated 8 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- ILAng documentation☆10Nov 2, 2025Updated 4 months ago
- ☆23Nov 25, 2024Updated last year
- ☆13Jun 12, 2024Updated last year
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 8 months ago
- Source Code for 'Arduino Applied: Comprehensive Projects for Everyday Electronics' by Neil Cameron☆13Aug 11, 2020Updated 5 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- 开放验证平台NutShell Cache验证案例☆11Dec 2, 2025Updated 3 months ago
- JPEG Encoder Verilog☆81Oct 31, 2022Updated 3 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- Tina's personal website:)☆10Nov 3, 2020Updated 5 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Apr 12, 2023Updated 2 years ago
- Formal verification tools for Chisel and RISC-V☆13Jul 2, 2024Updated last year
- ☆13Aug 21, 2019Updated 6 years ago
- ☆14Jun 18, 2023Updated 2 years ago
- PyCharm Test Project created from Django default tutorial☆13Sep 23, 2015Updated 10 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆25Jul 12, 2023Updated 2 years ago
- ☆13Jan 20, 2023Updated 3 years ago