bonanyan / attentionlegoLinks
Attentionlego
☆12Updated last year
Alternatives and similar repositories for attentionlego
Users that are interested in attentionlego are comparing it to the libraries listed below
Sorting:
- Accelerate multihead attention transformer model using HLS for FPGA☆11Updated 2 years ago
- ☆18Updated last year
- Open-source of MSD framework☆16Updated 2 years ago
- C++ code for HLS FPGA implementation of transformer☆19Updated last year
- ☆10Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆19Updated 11 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆45Updated last year
- Collection of kernel accelerators optimised for LLM execution☆25Updated last month
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆55Updated 2 years ago
- A co-design architecture on sparse attention☆54Updated 4 years ago
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆11Updated 4 years ago
- MICRO22 artifact evaluation for Sparseloop☆46Updated 3 years ago
- ☆54Updated last month
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆70Updated 3 months ago
- ☆34Updated 4 years ago
- ☆48Updated 4 years ago
- ☆20Updated last year
- ☆32Updated 9 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 6 months ago
- ☆12Updated 2 years ago
- Model LLM inference on single-core dataflow accelerators☆17Updated 3 weeks ago
- ☆15Updated 2 years ago
- a Computing In Memory emULATOR framework☆14Updated last year
- ☆73Updated 10 months ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆30Updated 2 years ago