bonanyan / attentionlegoLinks
Attentionlego
☆12Updated 2 years ago
Alternatives and similar repositories for attentionlego
Users that are interested in attentionlego are comparing it to the libraries listed below
Sorting:
- Accelerate multihead attention transformer model using HLS for FPGA☆11Updated 2 years ago
- ☆18Updated last year
- A collection of research papers on SRAM-based compute-in-memory architectures.☆30Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- Open-source of MSD framework☆16Updated 2 years ago
- ☆10Updated last year
- ☆12Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆55Updated 2 years ago
- ☆34Updated 4 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆46Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- ☆56Updated 2 months ago
- C++ code for HLS FPGA implementation of transformer☆20Updated last year
- ☆19Updated 2 years ago
- Model LLM inference on single-core dataflow accelerators☆18Updated last month
- Collection of kernel accelerators optimised for LLM execution☆25Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 6 months ago
- MICRO22 artifact evaluation for Sparseloop☆46Updated 3 years ago
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆12Updated 4 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆19Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆22Updated 10 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆86Updated 5 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 3 years ago
- ☆48Updated 4 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 2 months ago
- ☆32Updated 10 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆71Updated 4 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 10 months ago