Yinxiao-Feng / chiplet-network-simLinks
☆32Updated 5 months ago
Alternatives and similar repositories for chiplet-network-sim
Users that are interested in chiplet-network-sim are comparing it to the libraries listed below
Sorting:
- A list of our chiplet simulaters☆32Updated 2 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆67Updated 11 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆80Updated last month
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆37Updated 2 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆67Updated 2 months ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- ☆12Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- The open-sourced version of BOOM-Explorer☆40Updated 2 years ago
- gem5 repository to study chiplet-based systems☆74Updated 6 years ago
- ☆52Updated 2 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆36Updated 2 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆55Updated 5 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆17Updated 4 months ago
- ☆69Updated 11 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- ☆29Updated 6 months ago
- RTL generator for SpGEMM☆12Updated 4 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆16Updated last year
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆64Updated 2 years ago
- An integrated CGRA design framework☆88Updated 2 months ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆21Updated 11 months ago
- ☆30Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago
- PIMeval simulator and PIMbench suite☆27Updated last week
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago