High Bandwidth Memory (HBM) timing model based on DRAMSim2
☆47Jul 28, 2017Updated 9 years ago
Alternatives and similar repositories for HBM
Users that are interested in HBM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆64Sep 30, 2019Updated 7 years ago
- Fast and accurate DRAM power and energy estimation tool☆221Sep 7, 2026Updated last month
- hybrid memory simulator consists of MarssX86,DRAMSim2, NVMain and Hybridsim. This simulator has already provided interface to plugin DRAM…☆24Oct 22, 2015Updated 11 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆57Jun 30, 2017Updated 9 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆524Aug 3, 2024Updated 2 years ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆718Jul 24, 2026Updated 3 months ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆22Jan 12, 2024Updated 2 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆24Aug 10, 2018Updated 8 years ago
- MEMORY CENTRIC SYSTEMS FOR AI(CSI6207-01) Lecture at Yonsei(20-1)☆12Apr 6, 2022Updated 4 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 7 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆18Jun 9, 2025Updated last year
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A High-Level DRAM Timing, Power and Area Exploration Tool☆34Jul 29, 2020Updated 6 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆205Oct 1, 2022Updated 4 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆407Oct 23, 2026Updated last week
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆18Jan 30, 2023Updated 3 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆306Nov 11, 2020Updated 5 years ago
- FPU Generator☆21Updated this week
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated last year
- Mallacc: Accelerating Memory Allocation☆13Jan 2, 2018Updated 8 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 12 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆23Feb 18, 2025Updated last year
- ☆22Nov 3, 2025Updated 11 months ago
- BadgerTrap is a tool to instrument x86-64 TLB misses.☆14Nov 13, 2016Updated 9 years ago
- DreamRAM: A Fine-Grained Configurable Design Space Modeling Tool for Custom 3D Die-Stacked DRAM☆25Sep 10, 2026Updated last month
- Public Release of Stream-Dataflow☆14May 17, 2019Updated 7 years ago
- Hardware design with Chisel☆36Feb 9, 2023Updated 3 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆18Aug 2, 2019Updated 7 years ago
- Cylon FAST '26 AE☆15Oct 10, 2026Updated 3 weeks ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆18Apr 4, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆22Dec 10, 2018Updated 7 years ago
- Processing in Memory Emulation☆32Feb 24, 2023Updated 3 years ago
- ☆10Jan 9, 2023Updated 3 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 6 months ago
- This repository is to provide graph mode execution with GPU+PIM in runtime.☆10Dec 29, 2022Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆40Jan 2, 2021Updated 5 years ago
- ☆14Aug 24, 2026Updated 2 months ago