gthparch / HBM
High Bandwidth Memory (HBM) timing model based on DRAMSim2
☆41Updated 7 years ago
Related projects: ⓘ
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆28Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆41Updated 3 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆14Updated 8 months ago
- STONNE Simulator integrated into SST Simulator☆15Updated 5 months ago
- ordspecsim: The Swarm architecture simulator☆23Updated last year
- ☆23Updated 3 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆45Updated 4 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆45Updated 2 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆35Updated 5 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆21Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆30Updated 6 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆62Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- Heterogenous ML accelerator☆15Updated 5 months ago
- Domain-Specific Architecture Generator 2☆20Updated last year
- ☆83Updated 7 months ago
- ☆25Updated 2 years ago
- ☆9Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆31Updated 4 months ago
- ☆21Updated 11 months ago
- gem5 Tips & Tricks☆62Updated 4 years ago
- gem5 repository to study chiplet-based systems☆63Updated 5 years ago
- ☆19Updated last year
- A reference implementation of the Mind Mappings Framework.☆26Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆26Updated last year
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago