supadupaplex / pfecap

Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET
17Updated 4 years ago

Related projects: