Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET
☆31Feb 16, 2020Updated 6 years ago
Alternatives and similar repositories for pfecap
Users that are interested in pfecap are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A scalable FeFET compact model☆28Apr 21, 2022Updated 4 years ago
- ☆17Nov 18, 2016Updated 9 years ago
- Verilog-A simulation models☆107Feb 24, 2026Updated 3 months ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆14Aug 23, 2024Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆47Aug 6, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Project 2.2 Frequency counter☆12May 30, 2025Updated 11 months ago
- This is where gem5 based DRAM cache models live.☆20Mar 23, 2023Updated 3 years ago
- The ability to manipulate domains and domain walls underpins function in a range of next-generation applications of ferroelectrics. While…☆22Jul 6, 2023Updated 2 years ago
- Comprehensive numerical modeling of filamentary RRAM devices including voltage ramp-rate and cycle-to-cycle variations☆24Apr 4, 2024Updated 2 years ago
- Code for the "Rendering 3D Graphics On An Oscilloscope" video☆14Mar 8, 2024Updated 2 years ago
- STM32 RFID Reader / Writer☆16May 24, 2014Updated 12 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Python bindings for controlling MPI probe stations☆10May 7, 2026Updated 2 weeks ago
- Ratatoskr NoC Simulator☆29Apr 13, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- Implemented an ultrasonic sensor to measure and visualize distances on the FPGA 7-seg Display and LEDs.☆13Dec 5, 2019Updated 6 years ago
- KLayoutPhotonicPCells Core Library. Functionallities to extend KLayout PCells for Photonics☆10Jan 10, 2020Updated 6 years ago
- magnum.af: A finite differences GPU-accelerated micromagnetic and atomistic simulation software☆13Nov 11, 2024Updated last year
- Benchmarking execution time of AlexNet CNN on FPGA and GPU. Developed AlexNet in opencl.☆11Oct 9, 2019Updated 6 years ago
- Pipelined 64-bit RISC-V core☆16Mar 7, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Web app using Pyodide to demo different types of Scikit-learn classifiers☆12Apr 16, 2022Updated 4 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- MT8816 based 16x16 Analog Switch Matrix☆13Sep 23, 2023Updated 2 years ago
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 3 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14May 11, 2026Updated 2 weeks ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Jul 23, 2020Updated 5 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- ☆10Mar 4, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- FreeRTOS for PULP☆16Jul 24, 2023Updated 2 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 7 months ago
- MATLAB-based RFID passive Receiver. The decoder takes recorded samples from a reader-tag interaction and decodes the tag's unique ID's or…☆13Jun 3, 2021Updated 4 years ago
- Python-based domain-specific language for computational magnetism.☆13May 18, 2026Updated last week
- ☆21Jul 2, 2022Updated 3 years ago
- Convert Verilog to a Hardcaml design☆19May 18, 2026Updated last week
- 📝 Papers I read and notes/reviews I made. Also useful links to courses (RL/NLP/Bio/QC/DevOps)☆10May 4, 2021Updated 5 years ago