supadupaplex / pfecapLinks
Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET
☆27Updated 5 years ago
Alternatives and similar repositories for pfecap
Users that are interested in pfecap are comparing it to the libraries listed below
Sorting:
- ☆150Updated 3 years ago
- Open source process design kit for 28nm open process☆59Updated last year
- Hardware Description Library☆81Updated 3 months ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆68Updated 2 years ago
- Advanced Integrated Circuits 2024☆24Updated 8 months ago
- ☆31Updated 2 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- MRAM magnetization simulation framework. s-LLGS python and verilog-a solvers for transients simulation and Fokker-planck equation solver…☆43Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Verilog-A simulation models☆74Updated last week
- BAG framework☆29Updated 6 months ago
- Library of open source Process Design Kits (PDKs)☆48Updated 3 weeks ago
- ☆80Updated 2 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆51Updated last year
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Updated 5 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆180Updated 5 years ago
- Matrix Multiply and Accumulate unit written in System Verilog☆11Updated 6 years ago
- ☆33Updated 5 years ago
- ☆13Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- ☆27Updated 11 months ago
- ☆16Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- Python script to convert image files to GDSII files☆64Updated 5 months ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Updated 4 years ago
- Automated Large-Scale PIC Routing (accepted at ISPD 2025)☆26Updated 4 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆186Updated 2 months ago