supadupaplex / pfecapLinks
Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET
☆27Updated 5 years ago
Alternatives and similar repositories for pfecap
Users that are interested in pfecap are comparing it to the libraries listed below
Sorting:
- Hardware Description Library☆82Updated 5 months ago
- ☆172Updated 4 years ago
- ☆150Updated 2 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆69Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆40Updated 2 years ago
- Python script to convert image files to GDSII files☆66Updated 7 months ago
- ☆34Updated 2 years ago
- Verilog-A simulation models☆79Updated last month
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- Advanced Integrated Circuits 2024☆24Updated 10 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆19Updated 3 weeks ago
- LAYout with Gridded Objects v2☆64Updated 3 months ago
- sram/rram/mram.. compiler☆42Updated 2 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆188Updated this week
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆76Updated 3 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- AIB Generator: Analog hardware compiler for AIB PHY☆34Updated 5 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆40Updated 3 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- BAG framework☆30Updated 8 months ago
- Automated Large-Scale PIC Routing (accepted at ISPD 2025)☆28Updated 6 months ago
- Circuit release of the MAGICAL project☆37Updated 5 years ago
- Automatic generation of real number models from analog circuits☆43Updated last year
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆37Updated last month
- MOSIS MPW Test Data and SPICE Models Collections☆38Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 8 months ago
- ☆14Updated 3 years ago