supadupaplex / pfecap
Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET
☆26Updated 5 years ago
Alternatives and similar repositories for pfecap:
Users that are interested in pfecap are comparing it to the libraries listed below
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- ☆12Updated 3 years ago
- ☆23Updated 2 years ago
- Verilog-A simulation models☆71Updated 3 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- ☆140Updated 3 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- Hardware Description Library☆78Updated 2 weeks ago
- 9-bit SAR in skywater 130 nm☆14Updated 3 months ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆65Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Advanced Integrated Circuits 2024☆25Updated 5 months ago
- Open source process design kit for 28nm open process☆54Updated last year
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆16Updated last month
- Intel's Analog Detailed Router☆38Updated 5 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆13Updated 5 years ago
- Open Analog Design Environment☆23Updated last year
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- Python script to convert image files to GDSII files☆62Updated 2 months ago
- sram/rram/mram.. compiler☆33Updated last year
- ☆18Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- Generic Process Design Kit for Gdsfactory☆20Updated 11 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆27Updated last week
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- LAYout with Gridded Objects v2☆55Updated 2 months ago
- BAG framework☆28Updated 3 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- ☆16Updated 2 years ago