supadupaplex / pfecap
Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET
☆21Updated 4 years ago
Alternatives and similar repositories for pfecap:
Users that are interested in pfecap are comparing it to the libraries listed below
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆59Updated 2 years ago
- sram/rram/mram.. compiler☆30Updated last year
- Open source process design kit for 28nm open process☆46Updated 8 months ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- MRAM magnetization simulation framework. s-LLGS python and verilog-a solvers for transients simulation and Fokker-planck equation solver…☆39Updated 2 years ago
- Hardware Description Library☆71Updated last month
- AMC: Asynchronous Memory Compiler☆47Updated 4 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆27Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 3 years ago
- Verilog-A simulation models☆62Updated last week
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆47Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆13Updated 4 years ago
- ☆20Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆35Updated 2 years ago
- ☆129Updated 3 years ago
- repository for a bandgap voltage reference in SKY130 technology☆35Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆52Updated 7 years ago
- ☆36Updated 9 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆68Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆44Updated last week
- EE 260 Winter 2017: Advanced VLSI Design☆60Updated 8 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆13Updated 4 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆21Updated 3 years ago
- ECE 5745 Tutorial 8: SRAM Generators☆13Updated 2 years ago
- ☆16Updated 2 years ago
- Automatic generation of real number models from analog circuits☆37Updated 9 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago