supadupaplex / pfecapLinks
Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET
☆27Updated 5 years ago
Alternatives and similar repositories for pfecap
Users that are interested in pfecap are comparing it to the libraries listed below
Sorting:
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- Open source process design kit for 28nm open process☆59Updated last year
- Verilog-A simulation models☆74Updated last week
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆66Updated 2 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- Hardware Description Library☆80Updated 2 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- ☆16Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- ☆13Updated 3 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆78Updated last year
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- BAG framework☆29Updated 6 months ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- MRAM magnetization simulation framework. s-LLGS python and verilog-a solvers for transients simulation and Fokker-planck equation solver…☆42Updated 2 years ago
- LAYout with Gridded Objects☆29Updated 5 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- ☆44Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆57Updated 5 years ago
- ☆81Updated 5 months ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆18Updated 3 months ago
- ☆31Updated 2 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆64Updated 8 years ago
- KLayout technology files for Skywater SKY130☆39Updated last year
- Automatic generation of real number models from analog circuits☆41Updated last year
- BAG framework☆40Updated 11 months ago