supadupaplex / pfecap
Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET
☆21Updated 5 years ago
Alternatives and similar repositories for pfecap:
Users that are interested in pfecap are comparing it to the libraries listed below
- Hardware Description Library☆75Updated 2 weeks ago
- Open source process design kit for 28nm open process☆48Updated 9 months ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆47Updated 2 years ago
- Verilog-A simulation models☆64Updated last month
- AIB Generator: Analog hardware compiler for AIB PHY☆32Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆24Updated 4 years ago
- A configurable SRAM generator☆42Updated last month
- ☆132Updated 3 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆53Updated 7 years ago
- ☆39Updated last year
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆24Updated 2 weeks ago
- repository for a bandgap voltage reference in SKY130 technology☆35Updated 2 years ago
- sram/rram/mram.. compiler☆30Updated last year
- ☆31Updated last month
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- ☆21Updated last year
- SKY130 SRAM macros generated by SRAM 22☆11Updated 2 weeks ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆26Updated 2 years ago
- ☆16Updated 2 years ago
- skywater 130nm pdk☆26Updated 4 months ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- Open Analog Design Environment☆22Updated last year
- ☆37Updated 10 months ago
- A free standard cell library for SDDS-NCL circuits☆25Updated last year
- Automatic generation of real number models from analog circuits☆37Updated 10 months ago
- Library of open source Process Design Kits (PDKs)☆33Updated this week