supadupaplex / pfecap
Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET
☆26Updated 5 years ago
Alternatives and similar repositories for pfecap
Users that are interested in pfecap are comparing it to the libraries listed below
Sorting:
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- Verilog-A simulation models☆71Updated 4 months ago
- Open source process design kit for 28nm open process☆55Updated last year
- AIB Generator: Analog hardware compiler for AIB PHY☆33Updated 4 years ago
- ☆43Updated last year
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆68Updated 4 years ago
- Hardware Description Library☆78Updated last month
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- MRAM magnetization simulation framework. s-LLGS python and verilog-a solvers for transients simulation and Fokker-planck equation solver…☆42Updated 2 years ago
- ☆25Updated 2 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆38Updated 3 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- ☆16Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆65Updated 2 years ago
- ☆13Updated 3 years ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- LAYout with Gridded Objects v2☆55Updated 3 months ago
- ☆144Updated 3 years ago
- ☆54Updated last year
- MOSIS MPW Test Data and SPICE Models Collections☆36Updated 5 years ago
- This is a tutorial on standard digital design flow☆77Updated 3 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆31Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆25Updated last year
- ☆33Updated 5 years ago