supadupaplex / pfecapLinks
Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET
☆27Updated 5 years ago
Alternatives and similar repositories for pfecap
Users that are interested in pfecap are comparing it to the libraries listed below
Sorting:
- ☆27Updated last year
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆70Updated 3 years ago
- Python script to convert image files to GDSII files☆67Updated 8 months ago
- Verilog-A simulation models☆82Updated 2 months ago
- Simple 3D layout viewer for KLayout (Salt package)☆20Updated 6 years ago
- ☆177Updated 4 years ago
- Hardware Description Library☆84Updated 6 months ago
- ☆149Updated 2 years ago
- Advanced Integrated Circuits 2024☆24Updated 11 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆77Updated 3 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆19Updated last month
- ☆14Updated 3 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆126Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆40Updated 2 years ago
- ☆24Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆187Updated 5 years ago
- Automated Large-Scale PIC Routing (accepted at ISPD 2025)☆28Updated 7 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆192Updated 3 weeks ago
- LAYout with Gridded Objects v2☆65Updated 3 months ago
- ☆17Updated 3 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆102Updated 5 months ago
- ☆83Updated 9 months ago
- Circuit release of the MAGICAL project☆39Updated 5 years ago
- Automatic generation of real number models from analog circuits☆45Updated last year
- AIB Generator: Analog hardware compiler for AIB PHY☆34Updated 5 years ago
- Open source process design kit for 28nm open process☆64Updated last year
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆102Updated last year