supadupaplex / pfecapLinks
Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET
☆27Updated 5 years ago
Alternatives and similar repositories for pfecap
Users that are interested in pfecap are comparing it to the libraries listed below
Sorting:
- Hardware Description Library☆84Updated 7 months ago
- Advanced Integrated Circuits 2024☆24Updated 11 months ago
- Verilog-A simulation models☆84Updated last week
- Python script to convert image files to GDSII files☆67Updated 8 months ago
- ☆151Updated 2 years ago
- ☆181Updated 4 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆54Updated 2 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆41Updated 3 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- ☆27Updated last year
- ☆17Updated 3 years ago
- LAYout with Gridded Objects v2☆65Updated 4 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆80Updated 3 years ago
- ☆84Updated 3 years ago
- ☆35Updated 2 years ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆20Updated 2 months ago
- ☆83Updated 9 months ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆24Updated 3 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆192Updated 5 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- ☆43Updated 8 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated 2 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆74Updated 3 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆40Updated 3 months ago
- ☆106Updated 5 years ago