Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET
☆31Feb 16, 2020Updated 6 years ago
Alternatives and similar repositories for pfecap
Users that are interested in pfecap are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A scalable FeFET compact model☆30Apr 21, 2022Updated 4 years ago
- ☆16Nov 18, 2016Updated 9 years ago
- HfO2 Ferroelectric Capacitor VerilogA Compact Model for Circuit Simulation☆17Jul 7, 2026Updated 3 months ago
- ☆15Dec 15, 2021Updated 4 years ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆14Aug 23, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆47Aug 6, 2020Updated 6 years ago
- ☆24Oct 5, 2026Updated last week
- The ability to manipulate domains and domain walls underpins function in a range of next-generation applications of ferroelectrics. While…☆22Jul 6, 2023Updated 3 years ago
- Comprehensive numerical modeling of filamentary RRAM devices including voltage ramp-rate and cycle-to-cycle variations☆26Apr 4, 2024Updated 2 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆26Jan 10, 2022Updated 4 years ago
- Python bindings for controlling MPI probe stations☆12Sep 22, 2026Updated 3 weeks ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- Cookiecutter template for FastAPI + Panel projects in Python☆10Apr 18, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- Implemented an ultrasonic sensor to measure and visualize distances on the FPGA 7-seg Display and LEDs.☆15Dec 5, 2019Updated 6 years ago
- KLayoutPhotonicPCells Core Library. Functionallities to extend KLayout PCells for Photonics☆10Jan 10, 2020Updated 6 years ago
- A wavetable synthesizer in Zig☆13Mar 26, 2020Updated 6 years ago
- Benchmarking execution time of AlexNet CNN on FPGA and GPU. Developed AlexNet in opencl.☆11Oct 9, 2019Updated 7 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- HDMI + GPU-pipeline + FFT☆15Mar 4, 2016Updated 10 years ago
- ☆10Mar 4, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Ratatoskr NoC Simulator☆30Apr 13, 2021Updated 5 years ago
- MT8816 based 16x16 Analog Switch Matrix☆16Sep 23, 2023Updated 3 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- A macrospin simulation tool for nanoparticles☆12Dec 4, 2024Updated last year
- A WIP library to control B1500 and similar testers via the VISA protocol, built on pyvisa☆11Nov 4, 2016Updated 9 years ago
- Watch video on youtube☆19Nov 7, 2025Updated 11 months ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Sep 24, 2026Updated 2 weeks ago
- ☆13Dec 9, 2024Updated last year
- Converts GDSII (IC layout database) files to SVG (Vector graphics) files.☆17Feb 10, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Fully Connected Memristor based Neural Network Simulator☆10Jun 7, 2024Updated 2 years ago
- An innovative Verilog-A compiler☆200Aug 20, 2024Updated 2 years ago
- MATLAB-based RFID passive Receiver. The decoder takes recorded samples from a reader-tag interaction and decodes the tag's unique ID's or…☆13Jun 3, 2021Updated 5 years ago
- ☆21Jul 2, 2022Updated 4 years ago
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆55Oct 31, 2019Updated 6 years ago
- A small and simple rv32i core written in Verilog☆19Jul 29, 2022Updated 4 years ago
- Convert Verilog to a Hardcaml design☆23Jul 10, 2026Updated 3 months ago