zhipengzhaocmu / HLS_NoCLinks
HLS code for Network on Chip (NoC)
☆21Updated 5 years ago
Alternatives and similar repositories for HLS_NoC
Users that are interested in HLS_NoC are comparing it to the libraries listed below
Sorting:
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- HLS for Networks-on-Chip☆38Updated 4 years ago
- ☆28Updated 6 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆24Updated 10 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆73Updated 5 years ago
- Ratatoskr NoC Simulator☆29Updated 4 years ago
- Public release☆58Updated 6 years ago
- ☆79Updated 11 years ago
- Development of a Network on Chip Simulation using SystemC.☆33Updated 8 years ago
- Project repo for the POSH on-chip network generator☆52Updated 9 months ago
- ☆31Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆60Updated this week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆71Updated 3 weeks ago
- ☆39Updated 6 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆27Updated 2 years ago
- ☆17Updated 2 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Updated 11 years ago
- ☆29Updated last year
- CNN accelerator using NoC architecture☆17Updated 7 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆13Updated 6 years ago
- ☆15Updated last month
- eyeriss-chisel3☆40Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆35Updated last year
- ☆57Updated 6 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- ☆39Updated last year