zhipengzhaocmu / HLS_NoCView external linksLinks
HLS code for Network on Chip (NoC)
☆22Sep 11, 2020Updated 5 years ago
Alternatives and similar repositories for HLS_NoC
Users that are interested in HLS_NoC are comparing it to the libraries listed below
Sorting:
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Jul 17, 2019Updated 6 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- Network on Chip for MPSoC☆28Jan 27, 2026Updated 3 weeks ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆11Feb 22, 2018Updated 7 years ago
- An implementation of Lz77 compression algorithm on FPGA using MaxCompiler programming tool.☆10Sep 4, 2015Updated 10 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- ☆24Dec 1, 2020Updated 5 years ago
- ☆14Feb 24, 2025Updated 11 months ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆16Feb 20, 2017Updated 8 years ago
- Netrace: a network packet trace reader☆14Jun 16, 2014Updated 11 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated 5 months ago
- HLS for Networks-on-Chip☆39Feb 18, 2021Updated 4 years ago
- Automatically exported from code.google.com/p/tpzsimul☆14Jul 7, 2015Updated 10 years ago
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆14Jun 24, 2020Updated 5 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 5 years ago
- Gem5 with PCI Express integrated.☆23Sep 29, 2018Updated 7 years ago
- EE577b-Course-Project☆19May 6, 2020Updated 5 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Aug 1, 2019Updated 6 years ago
- Ratatoskr NoC Simulator☆29Apr 13, 2021Updated 4 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Mar 5, 2018Updated 7 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆62Dec 15, 2025Updated 2 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Feb 13, 2025Updated last year
- ☆11May 31, 2016Updated 9 years ago
- ☆37Feb 9, 2026Updated last week
- systemc建模相关☆28Jun 11, 2014Updated 11 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Feb 6, 2023Updated 3 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Jul 12, 2024Updated last year
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- Mirror of the Universal Verification Methodology from sourceforge☆37Jan 21, 2015Updated 11 years ago
- ☆75Feb 4, 2021Updated 5 years ago
- Provides Spatial with front-end support from popular machine learning frameworks☆34Sep 30, 2019Updated 6 years ago
- The Android Get started tutorial☆10Sep 20, 2021Updated 4 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Jul 14, 2017Updated 8 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- A verilog implementation for Network-on-Chip☆80Feb 3, 2018Updated 8 years ago