HLS code for Network on Chip (NoC)
☆23Sep 11, 2020Updated 5 years ago
Alternatives and similar repositories for HLS_NoC
Users that are interested in HLS_NoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Jan 25, 2023Updated 3 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆19Jul 17, 2019Updated 6 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 12 years ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An implementation of Lz77 compression algorithm on FPGA using MaxCompiler programming tool.☆10Sep 4, 2015Updated 10 years ago
- HLS for Networks-on-Chip☆41Feb 18, 2021Updated 5 years ago
- Network on Chip for MPSoC☆28Jun 16, 2026Updated 3 weeks ago
- Netrace: a network packet trace reader☆15Jun 16, 2014Updated 12 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆13Feb 22, 2018Updated 8 years ago
- ☆26Dec 1, 2020Updated 5 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆16Feb 20, 2017Updated 9 years ago
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆15Jun 24, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Ratatoskr NoC Simulator☆30Apr 13, 2021Updated 5 years ago
- Gem5 with PCI Express integrated.☆24Sep 29, 2018Updated 7 years ago
- ☆14Feb 24, 2025Updated last year
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Mar 5, 2018Updated 8 years ago
- An interconnection networks simulator☆14Jul 7, 2015Updated 11 years ago
- systemc建模相关☆27Jun 11, 2014Updated 12 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated 10 months ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Algorithm to hardware compilation tools (e.g. C to VHDL).☆45Nov 30, 2025Updated 7 months ago
- EE577b-Course-Project☆19May 6, 2020Updated 6 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆71Feb 13, 2025Updated last year
- ☆10Nov 20, 2014Updated 11 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 6 years ago
- this repository contains all the ip projects presented in the HLS/RISC-V/Computer Architecture book written by Goossens and published by …☆29Sep 5, 2025Updated 10 months ago
- AXI X-Bar☆19Apr 8, 2020Updated 6 years ago
- A multi-site water quality prediction model incorporating adaptive graph convolution and CNN-LSTM☆19Sep 17, 2022Updated 3 years ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆31Feb 6, 2023Updated 3 years ago
- Personal fork of the original implementation of GlobFit (http://vecg.cs.ucl.ac.uk/Projects/SmartGeometry/globFit/globFit_sigg11.html).☆15Aug 26, 2013Updated 12 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago
- ☆14Oct 11, 2024Updated last year
- ☆15Aug 15, 2025Updated 10 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- PRIFIT: Learning to Fit Primitives Improves Few Shot Point Cloud Segmentation☆16Aug 8, 2022Updated 3 years ago