shalan / MS_DMAC_AHBLLinks
A Direct Memory Access Controller (DMAC) with AHB-lite bus interface
☆13Updated 8 months ago
Alternatives and similar repositories for MS_DMAC_AHBL
Users that are interested in MS_DMAC_AHBL are comparing it to the libraries listed below
Sorting:
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- ☆20Updated 2 years ago
- SoC Based on ARM Cortex-M3☆32Updated last month
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- ☆20Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 10 years ago
- ☆25Updated 4 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- ☆10Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- System on Chip verified with UVM/OSVVM/FV☆28Updated last month
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆31Updated last month
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆14Updated 3 years ago
- AXI4 with a FIFO integrated with VIP☆19Updated last year
- verification of simple axi-based cache☆18Updated 6 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- AXI Interconnect☆49Updated 3 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- ☆17Updated 10 years ago
- ☆14Updated 5 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- ☆36Updated 9 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆29Updated last year
- ☆15Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆33Updated 2 years ago
- UVM Testbench for synchronus fifo☆17Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆25Updated 8 years ago