shalan/MS_DMAC_AHBL external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

shalan/MS_DMAC_AHBL

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/shalan/MS_DMAC_AHBL)

Close

shalan / MS_DMAC_AHBLView on GitHubMore

• External links
• Readme badge

A Direct Memory Access Controller (DMAC) with AHB-lite bus interface

☆17Oct 6, 2024Updated last year

Alternatives and similar repositories for MS_DMAC_AHBL

Users that are interested in MS_DMAC_AHBL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• JefferyLi0903 / MMC

  View on GitHub
  MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计
  ☆22May 24, 2023Updated 2 years ago
• efabless / raptor_soc_template

  View on GitHub
  Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.
  ☆22Oct 9, 2019Updated 6 years ago
• Jon3Y / AMBA

  View on GitHub
  AHB/APB SRAM Inf, VCS&Verdi Sim.
  ☆16Jun 20, 2022Updated 3 years ago
• PacoReinaCampo / MPSoC-DMA

  View on GitHub
  Direct Access Memory for MPSoC
  ☆13Feb 28, 2026Updated 3 weeks ago
• panicmarvin / cmsdk_ahb_busmatrix

  View on GitHub
  practice configure AHB-Lite bus protocol
  ☆19Mar 11, 2019Updated 7 years ago
• wanderingnail / AXI_DMA

  View on GitHub
  ☆20Nov 18, 2022Updated 3 years ago
• StanfordAHA / AhaM3SoC

  View on GitHub
  SoC Based on ARM Cortex-M3
  ☆37May 16, 2025Updated 10 months ago
• efabless / EF_UART

  View on GitHub
  Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP
  ☆15Feb 18, 2025Updated last year
• buttercutter / noc

  View on GitHub
  A simple spidergon network-on-chip with wormhole switching feature
  ☆12Mar 22, 2021Updated 5 years ago
• adibis / Interrupt_Controller

  View on GitHub
  An 8 input interrupt controller written in Verilog.
  ☆28Mar 22, 2012Updated 14 years ago
• lusiyuan-github / ARM_Cortex-M0

  View on GitHub
  【2022集创赛】Arm杯一等奖作品：Cortex-M0智能娱乐收音机 开源项目
  ☆27Mar 21, 2023Updated 3 years ago
• Lianghao-Yuan / AHB_Bus_Matrix

  View on GitHub
  ☆38Aug 12, 2015Updated 10 years ago
• taichi-ishitani / rice

  View on GitHub
  ☆21Sep 26, 2025Updated 5 months ago
• freecores / wdsp

  View on GitHub
  DSP WishBone Compatible Cores
  ☆14Jul 17, 2014Updated 11 years ago
• kumarrishav14 / arm_watchdog

  View on GitHub
  Verification IP for Watchdog
  ☆12Apr 6, 2021Updated 4 years ago
• eanchlia / NN_Network_On_Chip

  View on GitHub
  Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…
  ☆12Feb 12, 2019Updated 7 years ago
• ShonTaware / LowPower

  View on GitHub
  Various low power labs using sky130
  ☆13Sep 3, 2021Updated 4 years ago
• Jefferyy-Peng / AXI_DMA_CONTROLLER

  View on GitHub
  ☆11Mar 10, 2023Updated 3 years ago
• bheemhh1 / 3D_NoC

  View on GitHub
  Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures
  ☆13Aug 9, 2019Updated 6 years ago
• tom-urkin / AMBA

  View on GitHub
  AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog
  ☆17Sep 2, 2023Updated 2 years ago
• wbbbbbb123 / Sram-controller-design-based-on-AHB-bus

  View on GitHub
  ☆20Aug 22, 2022Updated 3 years ago
• wangjidwb123 / AHB-SRAMC

  View on GitHub
  IC Verification & SV Demo
  ☆58Sep 29, 2021Updated 4 years ago
• zhouzaixin / arm_soc

  View on GitHub
  ☆14Jun 30, 2019Updated 6 years ago
• Anjali-287 / Synchronous-FIFO-UVM-TB

  View on GitHub
  UVM Testbench for synchronus fifo
  ☆19Aug 28, 2020Updated 5 years ago
• jmjos / ratatoskr

  View on GitHub
  Ratatoskr NoC Simulator
  ☆29Apr 13, 2021Updated 4 years ago
• forever-gk / AHB-SystemVerilog

  View on GitHub
  ☆18Apr 5, 2015Updated 10 years ago
• ryaanluke / DNN-Hardware-Accelerator

  View on GitHub
  SystemVerilog files for lab project on a DNN hardware accelerator
  ☆18Jun 22, 2021Updated 4 years ago
• open-dv / dma_axi

  View on GitHub
  ☆16Apr 21, 2019Updated 6 years ago
• hyoukjun / microswitch-noc

  View on GitHub
  ☆29Oct 20, 2019Updated 6 years ago
• apriya-ram / AXI_FIFO_BFM

  View on GitHub
  AXI4 with a FIFO integrated with VIP
  ☆22Feb 29, 2024Updated 2 years ago
• wbbbbbb123 / UVM-based-AHB-bus-SRAM-controller-design-verification-platform-design

  View on GitHub
  ☆19Aug 11, 2022Updated 3 years ago
• shalan / AD_SAR_ADC

  View on GitHub
  Digital Standard Cells based SAR ADC
  ☆14Aug 5, 2021Updated 4 years ago
• fighter212 / ahb2apb

  View on GitHub
  this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.
  ☆19Jul 29, 2014Updated 11 years ago
• efabless / raptor

  View on GitHub
  Arm Cortex-M0 based Customizable SoC for IoT Applications
  ☆16Nov 4, 2020Updated 5 years ago
• shalan / zx16

  View on GitHub
  A 16-bit RISC-V Inspired ISA
  ☆23Jul 19, 2025Updated 8 months ago
• shalan / Awesome-Sky130-IPs

  View on GitHub
  ☆15Jun 22, 2023Updated 2 years ago
• pulp-platform / apb_timer

  View on GitHub
  APB Timer Unit
  ☆13Oct 30, 2025Updated 4 months ago
• Byvm815 / Dactyl-HelloWord

  View on GitHub
  在Dimsmary/Dactyl-HelloWord的基础上做一些小改进
  ☆15Nov 15, 2024Updated last year
• edwardclin2003 / LowPassFilterImageFPGA

  View on GitHub
  Verilog code that does 2D Low Pass Filter on a greyscale image
  ☆10Sep 22, 2015Updated 10 years ago