lpentecost / NVMExplorerLinks
https://nvmexplorer.seas.harvard.edu NVMExplorer is a cross-stack design space exploration framework for evaluating and comparing on-chip memory solutions including emerging, embedded non-volatile memories.
☆20Updated last year
Alternatives and similar repositories for NVMExplorer
Users that are interested in NVMExplorer are comparing it to the libraries listed below
Sorting:
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ☆27Updated 4 years ago
- Tutorial Material from the SST Team☆25Updated 5 months ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆77Updated 3 years ago
- ☆24Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆29Updated 5 years ago
- ☆36Updated this week
- Processing in Memory Emulation☆22Updated 2 years ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆13Updated last year
- Next generation CGRA generator☆118Updated last week
- ☆25Updated last year
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated last year
- gem5 repository to study chiplet-based systems☆85Updated 6 years ago
- ☆14Updated last year
- ☆87Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- ☆22Updated 4 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- FPGA version of Rodinia in HLS C/C++☆40Updated 5 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- ☆45Updated this week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆101Updated 7 months ago
- SST Architectural Simulation Components and Libraries☆112Updated this week