lpentecost / NVMExplorer
https://nvmexplorer.seas.harvard.edu NVMExplorer is a cross-stack design space exploration framework for evaluating and comparing on-chip memory solutions including emerging, embedded non-volatile memories.
☆17Updated 8 months ago
Alternatives and similar repositories for NVMExplorer:
Users that are interested in NVMExplorer are comparing it to the libraries listed below
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆27Updated 4 years ago
- Tutorial Material from the SST Team☆19Updated 9 months ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆42Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆20Updated last month
- CGRA framework with vectorization support.☆25Updated this week
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆62Updated 7 months ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated 3 years ago
- ☆57Updated last year
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆20Updated 3 months ago
- ☆42Updated this week
- ACM TODAES Best Paper Award, 2022☆24Updated last year
- ☆23Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆62Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 10 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- Graph accelerator on FPGAs and ASICs☆12Updated 6 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 4 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Updated 7 years ago
- A Cycle-level simulator for M2NDP☆23Updated 2 months ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 4 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆59Updated 2 months ago
- ☆23Updated 4 years ago