lpentecost / NVMExplorerLinks
https://nvmexplorer.seas.harvard.edu NVMExplorer is a cross-stack design space exploration framework for evaluating and comparing on-chip memory solutions including emerging, embedded non-volatile memories.
☆18Updated last year
Alternatives and similar repositories for NVMExplorer
Users that are interested in NVMExplorer are comparing it to the libraries listed below
Sorting:
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆76Updated 3 years ago
- SST Architectural Simulation Components and Libraries☆99Updated last week
- Tutorial Material from the SST Team☆22Updated last month
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- ☆25Updated last year
- ☆31Updated 3 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆68Updated 5 months ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆27Updated last year
- STONNE Simulator integrated into SST Simulator☆20Updated last year
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 9 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- CGRA framework with vectorization support.☆35Updated this week
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆44Updated last month
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- Fibertree emulator☆12Updated 10 months ago
- ☆58Updated 2 years ago
- Heterogenous ML accelerator☆19Updated 4 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 10 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆30Updated 2 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Updated 6 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- ☆65Updated 4 years ago