AHB/APB SRAM Inf, VCS&Verdi Sim.
☆16Jun 20, 2022Updated 3 years ago
Alternatives and similar repositories for AMBA
Users that are interested in AMBA are comparing it to the libraries listed below
Sorting:
- ☆25Aug 10, 2023Updated 2 years ago
- IC Verification & SV Demo☆58Sep 29, 2021Updated 4 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- ☆18Apr 5, 2015Updated 10 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆22Jan 14, 2018Updated 8 years ago
- Verification IP for I2C protocol☆51Sep 22, 2021Updated 4 years ago
- ☆28May 11, 2021Updated 4 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- ☆21Sep 26, 2025Updated 5 months ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 4 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP☆15Nov 9, 2023Updated 2 years ago
- ahb scram controller, design and verification☆28Jun 20, 2018Updated 7 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- ☆11Mar 10, 2023Updated 3 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆13Aug 9, 2019Updated 6 years ago
- 基于玄铁openc906，搭建最小化SoC系统☆19Apr 7, 2025Updated 11 months ago
- ☆20Aug 22, 2022Updated 3 years ago
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago
- Ratatoskr NoC Simulator☆29Apr 13, 2021Updated 4 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- AMBA bus lecture material☆520Jan 21, 2020Updated 6 years ago
- ☆19Aug 11, 2022Updated 3 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 11 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆19Apr 27, 2024Updated last year
- visually identify lane markers in sequences highway images☆12Sep 8, 2015Updated 10 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆28Mar 26, 2017Updated 8 years ago
- APB master and slave developed in RTL.☆23Oct 25, 2025Updated 4 months ago
- ☆10Dec 12, 2020Updated 5 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- ☆31Jan 23, 2021Updated 5 years ago
- Algorithm for autonomous parking with ultrasonic sensors based on ROS☆14Jun 9, 2020Updated 5 years ago
- ☆20Nov 18, 2022Updated 3 years ago
- AMBA 3 AHB UVM TB☆35Mar 21, 2019Updated 7 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Feb 22, 2026Updated 3 weeks ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- [HPCA 2026 Best Paper Candidate] Official implementation of "Focus: A Streaming Concentration Architecture for Efficient Vision-Language …☆41Feb 8, 2026Updated last month