joaomiguelvieira / gem5-accelLinks
☆16Updated 2 years ago
Alternatives and similar repositories for gem5-accel
Users that are interested in gem5-accel are comparing it to the libraries listed below
Sorting:
- MICRO22 artifact evaluation for Sparseloop☆46Updated 3 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆71Updated 4 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 2 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆70Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 6 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆108Updated 9 months ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 3 months ago
- ☆24Updated 9 months ago
- ☆62Updated 10 months ago
- ☆42Updated last year
- ☆34Updated 4 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆31Updated 2 years ago
- ☆56Updated 2 months ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆54Updated 6 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆74Updated last year
- A list of our chiplet simulaters☆47Updated 7 months ago
- PyTorchSim is a Comprehensive, Fast, and Accurate NPU Simulation Framework☆87Updated this week
- FSA: Fusing FlashAttention within a Single Systolic Array☆86Updated 5 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆145Updated 7 months ago
- ☆32Updated last year
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆85Updated 9 months ago
- ☆29Updated 4 years ago
- An Open-Source Tool for CGRA Accelerators☆82Updated 4 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆82Updated 10 months ago