jgoeders / dac_sdc_2022Links
☆16Updated 3 years ago
Alternatives and similar repositories for dac_sdc_2022
Users that are interested in dac_sdc_2022 are comparing it to the libraries listed below
Sorting:
- ☆17Updated 2 years ago
- ☆21Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- ☆20Updated 3 years ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- ☆26Updated 2 years ago
- ☆11Updated last year
- HLS implemented systolic array structure☆41Updated 7 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- ☆44Updated 2 years ago
- Open-source of MSD framework☆16Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆41Updated 9 months ago
- ☆58Updated 5 years ago
- An FPGA Accelerator for Transformer Inference☆83Updated 3 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆33Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- ☆33Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆90Updated 6 years ago
- ☆46Updated 7 years ago
- ☆65Updated 6 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆23Updated last year
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- ☆71Updated 2 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago