jgoeders / dac_sdc_2022Links
☆17Updated 3 years ago
Alternatives and similar repositories for dac_sdc_2022
Users that are interested in dac_sdc_2022 are comparing it to the libraries listed below
Sorting:
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- A collection of tutorials for the fpgaConvNet framework.☆46Updated last year
- ☆17Updated 2 years ago
- ☆21Updated 3 years ago
- ☆11Updated last year
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- ☆20Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 4 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- ☆48Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- ☆35Updated 6 years ago
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆35Updated 4 years ago
- ☆44Updated 2 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆39Updated 4 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 6 years ago
- ☆70Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 9 months ago
- Open-source of MSD framework☆16Updated 2 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆189Updated last year
- CNN accelerator implemented with Spinal HDL☆154Updated last year
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- ☆26Updated 2 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆98Updated 9 months ago