Memory-bread / SSD_IN_PYNQLinks
a project build the SSD net in pynq-z2
☆15Updated 4 years ago
Alternatives and similar repositories for SSD_IN_PYNQ
Users that are interested in SSD_IN_PYNQ are comparing it to the libraries listed below
Sorting:
- ☆53Updated 2 years ago
- Vitis AI Lab: MNIST classifier☆18Updated 2 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- Codes to implement MobileNet V2 in a FPGA☆27Updated 4 years ago
- Low-Precision YOLO on PYNQ with FINN☆33Updated last year
- 可运行☆35Updated 3 years ago
- ☆30Updated 3 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- ☆26Updated 2 years ago
- Implement Tiny YOLO v3 on ZYNQ☆295Updated 3 months ago
- HLS_YOLOV3☆26Updated last year
- ☆16Updated 2 years ago
- FPGA☆158Updated last year
- ☆242Updated last year
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆65Updated 4 months ago
- A DNN Accelerator implemented with RTL.☆64Updated 6 months ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆114Updated last year
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- 中文:☆101Updated 5 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆40Updated 4 years ago
- FPGA实现动态图像识别☆22Updated 4 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆156Updated 2 years ago
- Use Vitis AI to deploy yolov5 on ZCU104☆37Updated 6 months ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Updated 4 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 5 years ago