Memory-bread / SSD_IN_PYNQLinks
a project build the SSD net in pynq-z2
☆15Updated 5 years ago
Alternatives and similar repositories for SSD_IN_PYNQ
Users that are interested in SSD_IN_PYNQ are comparing it to the libraries listed below
Sorting:
- ☆56Updated 2 years ago
- Vitis AI Lab: MNIST classifier☆19Updated 3 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆33Updated 3 years ago
- Codes to implement MobileNet V2 in a FPGA☆28Updated 5 years ago
- Low-Precision YOLO on PYNQ with FINN☆34Updated 2 years ago
- 可运行☆38Updated 3 years ago
- The second place winner for DAC-SDC 2020☆99Updated 3 years ago
- Implement Tiny YOLO v3 on ZYNQ☆306Updated 9 months ago
- HLS_YOLOV3☆25Updated 2 years ago
- ☆33Updated 4 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆41Updated 5 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆266Updated last year
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆28Updated 4 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- ☆26Updated 3 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆97Updated 10 months ago
- ☆16Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆89Updated 6 years ago
- FPGA☆159Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆142Updated 2 years ago
- yolov5-acceleration-fpga☆10Updated 7 months ago
- 中文:☆108Updated 6 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Updated 5 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- 一个开源的FPGA神经网络加速器。☆188Updated 2 years ago
- A DNN Accelerator implemented with RTL.☆69Updated last year
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆88Updated 3 years ago
- FPGA实现动态图像识别☆23Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 6 years ago