DUTH RISC V Microprocessor for High Level Synthesis
☆10Jun 23, 2023Updated 2 years ago
Alternatives and similar repositories for DRIM4HLS
Users that are interested in DRIM4HLS are comparing it to the libraries listed below
Sorting:
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆23Jul 29, 2022Updated 3 years ago
- Algorithmic C Machine Learning Library☆26Jan 6, 2026Updated last month
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Jan 23, 2020Updated 6 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Jan 6, 2026Updated last month
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 5 months ago
- Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…☆100Jan 17, 2023Updated 3 years ago
- Fast Floating Point Operators for High Level Synthesis☆24Feb 23, 2023Updated 3 years ago
- 2020 xilinx summer school☆19Aug 13, 2020Updated 5 years ago
- ☆21Oct 26, 2022Updated 3 years ago
- ☆19Dec 29, 2014Updated 11 years ago
- ☆22Nov 3, 2025Updated 4 months ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Collection of kernel accelerators optimised for LLM execution☆27Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Feb 6, 2020Updated 6 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆30Feb 23, 2024Updated 2 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Jan 19, 2026Updated last month
- ☆19Aug 9, 2022Updated 3 years ago
- ☆26Nov 4, 2022Updated 3 years ago
- The wafer-native AI accelerator simulation platform and inference engine.☆50Jan 1, 2026Updated 2 months ago
- ☆32Mar 31, 2025Updated 11 months ago
- A scalable High-Level Synthesis framework on MLIR☆289May 15, 2024Updated last year
- ☆72Feb 16, 2023Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- HLS for Networks-on-Chip☆39Feb 18, 2021Updated 5 years ago
- Luthier, a GPU binary instrumentation tool for AMD GPUs☆27Feb 21, 2026Updated last week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆90Oct 8, 2024Updated last year
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆46Apr 9, 2025Updated 10 months ago
- ☆40Jun 3, 2023Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Feb 8, 2023Updated 3 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Translate a subset of C to Verilog☆11May 8, 2019Updated 6 years ago
- ☆12Mar 12, 2022Updated 3 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- xDEVS: A cross-platform Discrete EVent System simulator☆14Nov 14, 2025Updated 3 months ago
- Sequence Planner☆12Nov 17, 2017Updated 8 years ago
- A linearizability checker for concurrent data structures☆12Aug 3, 2023Updated 2 years ago
- Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…☆11May 15, 2020Updated 5 years ago
- Lemberg is a time-predictable VLIW processor optimized for performance.☆21May 8, 2013Updated 12 years ago