DUTH RISC V Microprocessor for High Level Synthesis
☆10Jun 23, 2023Updated 2 years ago
Alternatives and similar repositories for DRIM4HLS
Users that are interested in DRIM4HLS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆23Jul 29, 2022Updated 3 years ago
- Algorithmic C Machine Learning Library☆29May 4, 2026Updated 2 weeks ago
- Fast Floating Point Operators for High Level Synthesis☆25Feb 23, 2023Updated 3 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43May 4, 2026Updated 2 weeks ago
- DaCH: dataflow cache for high-level synthesis.☆20Jul 27, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆56Feb 6, 2020Updated 6 years ago
- Essential Tools for Programming☆10Aug 17, 2015Updated 10 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Jan 23, 2020Updated 6 years ago
- HLS for Networks-on-Chip☆40Feb 18, 2021Updated 5 years ago
- Explore Graph Convolutional Networks☆17Jul 6, 2023Updated 2 years ago
- ☆11Jul 16, 2020Updated 5 years ago
- A CNN model to to recognize Japanese adult video actress face☆13Dec 1, 2018Updated 7 years ago
- C++ System Development Kit for Nostr☆10Mar 13, 2025Updated last year
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 高级计算机体系结构记分牌算法实验☆13Dec 22, 2018Updated 7 years ago
- Lemberg is a time-predictable VLIW processor optimized for performance.☆21May 8, 2013Updated 13 years ago
- Nostr module for Qt☆11Jul 24, 2023Updated 2 years ago
- Collection of kernel accelerators optimised for LLM execution☆32Feb 26, 2026Updated 2 months ago
- ☆22Oct 26, 2022Updated 3 years ago
- A scalable High-Level Synthesis framework on MLIR☆296May 15, 2024Updated 2 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- ☆22Nov 3, 2025Updated 6 months ago
- ElGamal cryptosystem for JavaScript.☆27May 26, 2016Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆10May 26, 2023Updated 2 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- 2020 xilinx summer school☆19Aug 13, 2020Updated 5 years ago
- ☆20Aug 9, 2022Updated 3 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 8 months ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆29May 14, 2026Updated last week
- ☆73Feb 16, 2023Updated 3 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆55Feb 2, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Minimal microprocessor☆21Jul 1, 2017Updated 8 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- ☆20Dec 29, 2014Updated 11 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆68Dec 18, 2024Updated last year
- ☆16Jun 25, 2016Updated 9 years ago
- ☆13Aug 1, 2024Updated last year
- ☆10Mar 20, 2021Updated 5 years ago