System-on-Chip Interconnection Network - Simulation Environment (front-end)
☆16Oct 5, 2023Updated 2 years ago
Alternatives and similar repositories for redscarf
Users that are interested in redscarf are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Network on Chip for MPSoC☆29Aug 7, 2026Updated last week
- HLS for Networks-on-Chip☆41Feb 18, 2021Updated 5 years ago
- AI by AI☆11Oct 19, 2023Updated 2 years ago
- Please, see README.md for further information.☆12May 16, 2025Updated last year
- A padring generator for ASICs☆26May 17, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SystemC Common Practices (SCP)☆38Feb 27, 2026Updated 5 months ago
- Connecting SystemC with SystemVerilog☆43Mar 25, 2012Updated 14 years ago
- Network on Chip Simulator☆333Jun 9, 2026Updated 2 months ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- Language for simplifying parameterized RTL design☆14Apr 3, 2026Updated 4 months ago
- Akeneo Excel Connector (deprecated)☆16Feb 21, 2017Updated 9 years ago
- Verification Excellence Knowledge Sharing☆23Jul 14, 2014Updated 12 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 9 years ago
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated 6 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆14Jul 11, 2018Updated 8 years ago
- Description of a RISC-V architecture based on MIPS 3000☆14Apr 24, 2023Updated 3 years ago
- A simple and naive WPF appliation that launches SSH daemon inside WSL☆10Jun 5, 2019Updated 7 years ago
- coursera code☆13Jun 27, 2013Updated 13 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- ☆13Jul 23, 2026Updated 3 weeks ago
- Launch Xilinx Vivado Design Suite using a DCV Remote Desktop on AWS☆17May 12, 2021Updated 5 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- cfaqs-ko☆14Mar 18, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- CMurphi mirror: http://mclab.di.uniroma1.it/site/index.php/software/18-cmurphi☆15Jan 22, 2016Updated 10 years ago
- Cycle Accurate Network-on-Chip Simulator☆37Jul 11, 2026Updated last month
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Updated this week
- A VHDL implementation of SipHash☆13Feb 19, 2015Updated 11 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- Implementation of ChaCha20 for Cyclone V FPGA (DE10-nano) easily connectable to HPS (ARM processor)☆12Jul 29, 2020Updated 6 years ago
- coursier CLI launchers☆15Jun 22, 2026Updated last month
- latex class for manuals☆11Sep 10, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Python implementation of a motion detecting H.264 camera for Raspberry Pi☆10Jul 23, 2017Updated 9 years ago
- Hardware implementation of the SipHash short-inout PRF☆18Apr 3, 2025Updated last year
- ☆13Feb 13, 2021Updated 5 years ago
- USB HID keyboard firmware☆10Oct 8, 2021Updated 4 years ago
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 10 years ago