System-on-Chip Interconnection Network - Simulation Environment (front-end)
☆15Oct 5, 2023Updated 2 years ago
Alternatives and similar repositories for redscarf
Users that are interested in redscarf are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Network on Chip for MPSoC☆28Apr 19, 2026Updated 2 weeks ago
- HLS for Networks-on-Chip☆39Feb 18, 2021Updated 5 years ago
- A padring generator for ASICs☆26May 17, 2023Updated 2 years ago
- Connecting SystemC with SystemVerilog☆42Mar 25, 2012Updated 14 years ago
- SystemC Common Practices (SCP)☆35Feb 27, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Network on Chip Simulator☆314Apr 23, 2026Updated last week
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- Language for simplifying parameterized RTL design☆14Apr 3, 2026Updated last month
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated 3 months ago
- ☆13Aug 7, 2025Updated 8 months ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆13Jul 11, 2018Updated 7 years ago
- A VHDL implementation of SipHash☆13Feb 19, 2015Updated 11 years ago
- A simple and naive WPF appliation that launches SSH daemon inside WSL☆11Jun 5, 2019Updated 6 years ago
- Launch Xilinx Vivado Design Suite using a DCV Remote Desktop on AWS☆17May 12, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- cfaqs-ko☆14Mar 18, 2021Updated 5 years ago
- CMurphi mirror: http://mclab.di.uniroma1.it/site/index.php/software/18-cmurphi☆14Jan 22, 2016Updated 10 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Verification Excellence Knowledge Sharing☆24Jul 14, 2014Updated 11 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Apr 19, 2026Updated 2 weeks ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆37Dec 22, 2023Updated 2 years ago
- Description of a RISC-V architecture based on MIPS 3000☆14Apr 24, 2023Updated 3 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- latex class for manuals☆11Sep 10, 2024Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- coursera code☆13Jun 27, 2013Updated 12 years ago
- USB HID keyboard firmware☆10Oct 8, 2021Updated 4 years ago
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated 2 years ago
- Implementation of ChaCha20 for Cyclone V FPGA (DE10-nano) easily connectable to HPS (ARM processor)☆11Jul 29, 2020Updated 5 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- coursier CLI launchers☆15Mar 12, 2026Updated last month
- Python implementation of a motion detecting H.264 camera for Raspberry Pi☆11Jul 23, 2017Updated 8 years ago
- A simple (&naive) Gitlab Client for iOS☆17May 10, 2016Updated 9 years ago
- Aurix TriCore time tracing deamon for the DAP miniWiggler V3 based on mcdxdas.dll☆12Apr 14, 2015Updated 11 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- cycle accurate Network-on-Chip Simulator☆35Jan 4, 2026Updated 4 months ago
- Hardware implementation of the SipHash short-inout PRF☆17Apr 3, 2025Updated last year
- Script com finalidade de ajudar os operadores de rede a seguir com a ordem do STF referente ao bloqueio do X / Twitter☆12Sep 18, 2024Updated last year
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆26Mar 8, 2026Updated last month
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- A Thoroughly Tested Verilog Implementation of a Z80 Compatible Processor Architecture☆17Mar 31, 2021Updated 5 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago