Alternatives and similar repositories for Risco-5

Users that are interested in Risco-5 are comparing it to the libraries listed below

• LSC-Unicamp / processor-ci-website
  Processor CI project Website
  ☆10Updated 2 months ago
• racerxdl / riskow
  Learning how to make a RISC-V
  ☆135Updated 4 years ago
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆115Updated 3 weeks ago
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆130Updated this week
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆112Updated 3 months ago
• pulp-platform / spatz
  Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
  ☆117Updated last week
• chipsalliance / riscv-vector-tests
  Unit tests generator for RVV 1.0
  ☆90Updated this week
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆218Updated 4 months ago
• pulp-platform / snitch_cluster
  An energy-efficient RISC-V floating-point compute cluster.
  ☆108Updated this week
• rafaelcalcada / rvx
  RISC-V microcontroller IP core developed in Verilog
  ☆181Updated 5 months ago
• riscv-software-src / riscof
  ☆90Updated 3 weeks ago
• riscv-software-src / riscv-ctg
  ☆41Updated 10 months ago
• LSC-Unicamp / processor-ci-controller
  Controller module for RISC-V core CI/CD
  ☆17Updated 3 months ago
• chipsalliance / VeeR-ISS
  ☆145Updated last year
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆120Updated 2 months ago
• riscv-non-isa / riscv-semihosting
  ☆32Updated this week
• pulp-platform / tech_cells_generic
  Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
  ☆65Updated 8 months ago
• openhwgroup / cv-hpdcache
  RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores
  ☆90Updated last month
• suryakantamangaraj / AwesomeRISC-VResources
  It contains a curated list of awesome RISC-V Resources.
  ☆257Updated 8 months ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆101Updated 3 weeks ago
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆108Updated this week
• pulp-platform / iDMA
  A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
  ☆183Updated last week
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆111Updated 2 months ago
• sparcians / map
  Modeling Architectural Platform
  ☆203Updated last month
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆193Updated last month
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆71Updated 2 months ago
• tenstorrent / whisper
  ☆55Updated 2 weeks ago
• riscv-software-src / riscv-perf-model
  Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model
  ☆187Updated this week
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆197Updated last year
• aignacio / nox
  RISC-V Nox core
  ☆68Updated 2 months ago