Alternatives and similar repositories for Risco-5

Users that are interested in Risco-5 are comparing it to the libraries listed below

• LSC-Unicamp / processor-ci-website
  Processor CI project Website
  ☆10Updated 7 months ago
• LSC-Unicamp / processor-ci-controller
  Controller module for RISC-V core CI/CD
  ☆17Updated 8 months ago
• racerxdl / riskow
  Learning how to make a RISC-V
  ☆135Updated last month
• LSC-Unicamp / processor_ci
  Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.
  ☆17Updated last month
• rivosinc / hammer
  Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.
  ☆39Updated 2 weeks ago
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆134Updated 4 months ago
• pulp-platform / spatz
  Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
  ☆135Updated this week
• rafaelcalcada / rvx
  RISC-V microcontroller for embedded and FPGA applications
  ☆190Updated this week
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆109Updated 5 months ago
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆111Updated 3 weeks ago
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆119Updated 7 months ago
• pulp-platform / tech_cells_generic
  Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
  ☆80Updated 2 months ago
• tenstorrent / whisper
  ☆76Updated 2 weeks ago
• tenstorrent / riescue
  RISC-V Directed Test Framework and Compliance Suite, RiESCUE
  ☆48Updated last month
• riscv-admin / integrated-matrix-extension
  Administrative repository for the Integrated Matrix Extension Task Group
  ☆32Updated last month
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆117Updated 6 months ago
• tscheipel / HaDes-V
  HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…
  ☆104Updated 7 months ago
• pulp-platform / pulp-runtime
  Simple runtime for Pulp platforms
  ☆50Updated 2 months ago
• riscv-software-src / riscof
  ☆102Updated 5 months ago
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆91Updated 3 months ago
• pulp-platform / snitch_cluster
  An energy-efficient RISC-V floating-point compute cluster.
  ☆122Updated 2 weeks ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆70Updated 7 months ago
• RISCuinho / core
  **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers
  ☆23Updated 3 years ago
• aignacio / nox
  RISC-V Nox core
  ☆71Updated 6 months ago
• riscv-software-src / riscv-ctg
  ☆41Updated last year
• ee-uet / UETRV-PCore
  Linux Capable 32-bit RISC-V based SoC in System Verilog
  ☆60Updated 2 months ago
• openhwgroup / cv-hpdcache
  RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores
  ☆98Updated last month
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆127Updated 6 months ago
• merledu / nucleusrv
  NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.
  ☆76Updated 2 weeks ago
• taneroksuz / rv-diios
  6-stage dual-issue in-order superscalar risc-v cpu with floating point unit
  ☆14Updated last month