Alternatives and similar repositories for Risco-5:

Users that are interested in Risco-5 are comparing it to the libraries listed below

• LSC-Unicamp / processor-ci-website
  Processor CI project Website
  ☆10Updated last week
• LSC-Unicamp / processor-ci-controller
  Controller module for RISC-V core CI/CD
  ☆15Updated last week
• racerxdl / riskow
  Learning how to make a RISC-V
  ☆135Updated 3 years ago
• RISCuinho / core
  **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers
  ☆21Updated 2 years ago
• openhwgroup / core-v-mcu
  This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
  ☆172Updated last year
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆62Updated 2 weeks ago
• olofk / qerv
  ☆14Updated 4 months ago
• rafaelcalcada / rvx
  RISC-V microcontroller IP core developed in Verilog
  ☆170Updated last week
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆89Updated 3 weeks ago
• riscv-software-src / riscv-ctg
  ☆41Updated 4 months ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆76Updated this week
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆112Updated 2 weeks ago
• riscv-software-src / riscof
  ☆76Updated this week
• CEatBTU / FGPU
  FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.
  ☆51Updated 3 months ago
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆249Updated last month
• pulp-platform / spatz
  Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
  ☆101Updated this week
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆206Updated 3 weeks ago
• ee-uet / UETRV-PCore
  Linux Capable 32-bit RISC-V based SoC in System Verilog
  ☆61Updated 4 months ago
• chipsalliance / uvm-verilator
  ☆89Updated last year
• sifferman / schematics
  Examples of how to Generate Schematics from SystemVerilog Synthesis Tools
  ☆22Updated last year
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆143Updated 5 months ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆88Updated 2 weeks ago
• TinyTapeout / tt10-verilog-template
  Submission template for Tiny Tapeout 10 - Verilog HDL Projects
  ☆16Updated last month
• AngeloJacobo / RISC-V
  Design implementation of the RV32I Core in Verilog HDL with Zicsr extension
  ☆84Updated last year
• dineshannayya / riscduino
  Arduino compatible Risc-V Based SOC
  ☆145Updated 8 months ago
• stnolting / riscv-gcc-prebuilt
  📦 Prebuilt RISC-V GCC toolchains for x64 Linux.
  ☆100Updated last month
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆84Updated 2 months ago
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆86Updated last month
• chipsalliance / VeeR-ISS
  ☆131Updated last year
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆69Updated 6 months ago