Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.
☆18Oct 29, 2024Updated last year
Alternatives and similar repositories for Risco-5
Users that are interested in Risco-5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Processor CI project Website☆10Jul 1, 2025Updated last year
- Controller module for RISC-V core CI/CD☆17May 23, 2025Updated last year
- Single Cycle CPU using the RV32I Base Instruction set☆22Nov 5, 2025Updated 8 months ago
- VHDL example code☆18Feb 8, 2013Updated 13 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆149Oct 2, 2025Updated 9 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Disciplina MC202 - Estruturas de Dados☆19Aug 28, 2020Updated 5 years ago
- 2D physics engine for games.☆21Updated this week
- A simple program to simulate artificial life using attraction/repulsion forces between many particles.☆17Oct 19, 2022Updated 3 years ago
- A privacy-focused voice communication server and client, inspired by TeamSpeak, built entirely in Go.☆113May 24, 2026Updated last month
- M-extension for RISC-V cores.☆32Nov 21, 2024Updated last year
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 8 months ago
- A simple particle simulation made with python and pygame.☆13Jan 21, 2021Updated 5 years ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Scripts to recover (accidentally) deleted files from ext3 partitions☆14Aug 16, 2017Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆17Jan 27, 2025Updated last year
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 2 years ago
- Linux 4 for Caninos Labrador V3☆14Sep 25, 2023Updated 2 years ago
- ☆21Mar 25, 2024Updated 2 years ago
- ☆13Apr 22, 2026Updated 2 months ago
- Misc documentation and specifications☆14Feb 26, 2022Updated 4 years ago
- NVIDIA SocketCAN drivers for Bosch Time Triggered M_CAN and Tegra Hypervisor sec CAN☆12Dec 26, 2021Updated 4 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Firmware for supported CAN adapters☆13Mar 4, 2015Updated 11 years ago
- ☆14Nov 15, 2024Updated last year
- Sphinx themes ("stanford" and "neo-rtd") based on readthedocs.org☆10Jan 9, 2017Updated 9 years ago
- Little cpu in verilog.☆11May 18, 2026Updated last month
- Plotting workbench for FreeCAD.☆15May 12, 2026Updated last month
- [DEPRECATED] Moved to ROCm/rocm-libraries repo☆13Jun 25, 2026Updated 2 weeks ago
- new gopherspace, will be mostly programming/tech writeups☆14Oct 31, 2020Updated 5 years ago
- Code handling the PostgreSQL mailinglist archives☆19Jun 12, 2026Updated 3 weeks ago
- Object-state-based & entity component system (ECS) 2D framework written in C++ 17.☆20Sep 9, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- for further development☆12Mar 16, 2026Updated 3 months ago
- Tenstorrent Topology (TT-Topology) is a command line utility used to flash multiple NB cards on a system to use specific eth routing conf…☆16Jun 11, 2026Updated 3 weeks ago
- Single Channel LoRaWAN Gateway☆20Aug 27, 2021Updated 4 years ago
- ☆30Jun 24, 2026Updated 2 weeks ago
- Projeto open-source de end-device LoRaWAN com ESP32, sensor BMP180 e FreeRTOS☆20Jul 11, 2020Updated 5 years ago
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆23Aug 2, 2021Updated 4 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 10 months ago