pietroglyph / pipelined-rv32i
A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)
☆11Updated 11 months ago
Alternatives and similar repositories for pipelined-rv32i:
Users that are interested in pipelined-rv32i are comparing it to the libraries listed below
- Pipelined RISC-V RV32I Core in Verilog☆38Updated last year
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆42Updated 8 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆84Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- ☆10Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆62Updated 2 weeks ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆16Updated last year
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆30Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Two Level Cache Controller implementation in Verilog HDL☆41Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- ☆12Updated last month
- 32 bit RISC-V CPU implementation in Verilog☆27Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆49Updated last year
- Verification IP for I2C protocol☆41Updated 3 years ago
- RISC-V RV32I CPU core☆17Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆66Updated this week
- Implementation of RISC-V RV32I☆17Updated 2 years ago
- ☆14Updated last year
- Simple 8-bit UART realization on Verilog HDL.☆101Updated 11 months ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆126Updated 5 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆11Updated 2 months ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆48Updated 4 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆22Updated 6 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆95Updated 4 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆24Updated 3 years ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆11Updated last month
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆101Updated 3 months ago
- Architectural design of data router in verilog☆29Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆37Updated 2 years ago