pietroglyph / pipelined-rv32iView external linksLinks
A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)
☆12Apr 18, 2024Updated last year
Alternatives and similar repositories for pipelined-rv32i
Users that are interested in pipelined-rv32i are comparing it to the libraries listed below
Sorting:
- Beti Elektronik - ddApp -10 FPGA Uygulamaları (Eğitim) Seti☆13Dec 31, 2024Updated last year
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆24Feb 19, 2025Updated 11 months ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆59Jul 5, 2024Updated last year
- Implementation of RISC-V RV32I☆28Aug 30, 2022Updated 3 years ago
- RISC-V RV32I CPU core☆33Mar 3, 2023Updated 2 years ago
- Pipelined RISC-V CPU☆26Jun 9, 2021Updated 4 years ago
- A Risc-V SoC for Tiny Tapeout☆48Dec 2, 2025Updated 2 months ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆54Jun 6, 2025Updated 8 months ago
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- A MQTT Client for ComputerCraft☆10Jan 27, 2024Updated 2 years ago
- risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog☆10Feb 23, 2023Updated 2 years ago
- Single-cycle MIPS processor in Verilog HDL.☆10May 1, 2020Updated 5 years ago
- Minecraft Redstone Compiler☆13Feb 9, 2025Updated last year
- A collection of algorithms to reverse using partial information various hashes used by Minecraft to seed its ChunkRandom PRNG.☆10Mar 7, 2024Updated last year
- 🔮 A 16-bit MIPS Processor Implementation in Verilog HDL☆12Aug 30, 2020Updated 5 years ago
- A general purpose gpu computation library in odin☆12May 9, 2025Updated 9 months ago
- An attempt to decompile the Bedrock edition redstone system☆11Oct 6, 2022Updated 3 years ago
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆10Sep 15, 2022Updated 3 years ago
- Version 1.1 of my 8-bit, TTL computer.☆12Feb 6, 2025Updated last year
- A simple CPU implemented by discrete CPLD components.☆13Jul 12, 2023Updated 2 years ago
- Quick File Transfer, true peer-to-peer over UDP☆12Updated this week
- CLI utilty to work out proper constants for vpternlogic instruction☆13Jan 22, 2023Updated 3 years ago
- ☆10Oct 23, 2019Updated 6 years ago
- A small compiler for the Prospero Challenge in Constructive Solid Geometry☆11Nov 28, 2025Updated 2 months ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- opensource NPU for LLM inference (this run gpt2)☆44Updated this week
- A Minecraft mod about automation and circuit engineering with microblocks.☆11Feb 16, 2023Updated 3 years ago
- Universal image format for ComputerCraft☆10Aug 29, 2022Updated 3 years ago
- Minimal & malleable language for symbiotic end-user programming☆34Jan 31, 2026Updated 2 weeks ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆134Oct 2, 2025Updated 4 months ago
- bsc2025☆17Jul 17, 2025Updated 7 months ago
- Zeal 8-bit Video Board Software Development Kit☆11Nov 15, 2025Updated 3 months ago
- Julia wrapper to RED language API☆11Jul 3, 2017Updated 8 years ago
- This is a Latex template is only for RV College of Engineering students for their report writing in latex.☆13Jan 27, 2026Updated 3 weeks ago
- Custom peripherals for the SwitchCraft server☆12Apr 7, 2024Updated last year
- ☆14Jun 17, 2024Updated last year
- ☆14Sep 27, 2022Updated 3 years ago
- Dukaan Payout Assignment by Subhash☆10Sep 23, 2023Updated 2 years ago
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated last year