Open source ISS and logic RISC-V 32 bit project
☆60Jan 20, 2026Updated 2 months ago
Alternatives and similar repositories for riscV
Users that are interested in riscV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆27Feb 2, 2026Updated last month
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆72Feb 12, 2026Updated last month
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆144Mar 6, 2026Updated 3 weeks ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆140Oct 2, 2025Updated 5 months ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆43Jul 11, 2025Updated 8 months ago
- SystemVerilog file list pruner☆17Mar 2, 2026Updated 3 weeks ago
- Curriculum for a university course to teach chip design using open source EDA tools☆139Oct 21, 2023Updated 2 years ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Apr 18, 2025Updated 11 months ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆16Updated this week
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 3 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆86Jan 28, 2026Updated 2 months ago
- git clone of http://code.google.com/p/axi-bfm/☆19May 21, 2013Updated 12 years ago
- RK0 | The Real-Time Kernel '0'☆12Mar 23, 2026Updated last week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆64Mar 13, 2026Updated 2 weeks ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆13Jul 11, 2018Updated 7 years ago
- ☆33Jan 7, 2025Updated last year
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆222Oct 28, 2025Updated 5 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- ☆12Nov 11, 2015Updated 10 years ago
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated 8 months ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22Updated this week
- Universal Memory Interface (UMI)☆157Mar 23, 2026Updated last week
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆27Nov 1, 2025Updated 4 months ago
- ☆10Nov 8, 2019Updated 6 years ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- ☆10Jun 9, 2022Updated 3 years ago
- Systemverilog DPI-C call Python function☆27Mar 11, 2021Updated 5 years ago
- RISC-V Nox core☆71Jul 22, 2025Updated 8 months ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 4 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Jan 14, 2024Updated 2 years ago
- Coverview☆28Jan 29, 2026Updated 2 months ago
- Open-source Neural Processing Unit (NPU) from China ❤☆43Jan 29, 2025Updated last year
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 11 months ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆40May 10, 2019Updated 6 years ago
- A simple DDR3 memory controller☆62Jan 9, 2023Updated 3 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Feb 25, 2026Updated last month