Open source ISS and logic RISC-V 32 bit project
☆60Jan 20, 2026Updated last month
Alternatives and similar repositories for riscV
Users that are interested in riscV are comparing it to the libraries listed below
Sorting:
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆27Feb 2, 2026Updated last month
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆72Feb 12, 2026Updated 3 weeks ago
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆139Updated this week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆137Oct 2, 2025Updated 5 months ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆42Jul 11, 2025Updated 7 months ago
- git clone of http://code.google.com/p/axi-bfm/☆19May 21, 2013Updated 12 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated 11 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆84Jan 28, 2026Updated last month
- Curriculum for a university course to teach chip design using open source EDA tools☆138Oct 21, 2023Updated 2 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Feb 26, 2026Updated last week
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Apr 18, 2025Updated 10 months ago
- RK0 | The Real-Time Kernel '0'☆13Updated this week
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Universal Memory Interface (UMI)☆157Updated this week
- Open-source Neural Processing Unit (NPU) from China ❤☆37Jan 29, 2025Updated last year
- ☆13May 5, 2023Updated 2 years ago
- SystemVerilog file list pruner☆16Mar 2, 2026Updated last week
- ☆12Nov 11, 2015Updated 10 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- ☆10Nov 8, 2019Updated 6 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆13Jul 11, 2018Updated 7 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- ☆11May 30, 2024Updated last year
- ☆13Jul 28, 2022Updated 3 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆15Oct 15, 2025Updated 4 months ago
- Systemverilog DPI-C call Python function☆27Mar 11, 2021Updated 4 years ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆220Oct 28, 2025Updated 4 months ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- Miscellaneous prototype hardware that wasn't major enough to warrant a dedicated repo☆17Aug 1, 2025Updated 7 months ago
- Digital IC design and vlsi notes☆13Jun 24, 2020Updated 5 years ago
- UVM testbench for verifying the Pulpino SoC☆12Mar 23, 2020Updated 5 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated 11 months ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago