Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces
☆19Apr 27, 2024Updated last year
Alternatives and similar repositories for ahb3lite_pkg
Users that are interested in ahb3lite_pkg are comparing it to the libraries listed below
Sorting:
- ☆19Feb 12, 2026Updated 2 weeks ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆13Jul 11, 2018Updated 7 years ago
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- A Verilog implementation of a pipelined MIPS processor☆11Oct 20, 2017Updated 8 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Oct 27, 2012Updated 13 years ago
- ☆14Apr 29, 2024Updated last year
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆48May 10, 2024Updated last year
- AHB3-Lite Interconnect☆109May 10, 2024Updated last year
- A simple DDR3 memory controller☆61Jan 9, 2023Updated 3 years ago
- Simple UVM environment for experimenting with Verilator.☆28Feb 18, 2026Updated 2 weeks ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆45Mar 3, 2024Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆49Feb 11, 2026Updated 3 weeks ago
- RISC-V System on Chip Template☆160Aug 18, 2025Updated 6 months ago
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- An open-source 32-bit RISC-V soft-core processor☆45Sep 1, 2025Updated 6 months ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆160Mar 31, 2020Updated 5 years ago
- UART 16550 core☆38Jul 17, 2014Updated 11 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆106Jul 2, 2023Updated 2 years ago
- Build and test environment for CMSIS-Pack containing TensorFlow Lite Micro☆17Jul 9, 2025Updated 7 months ago
- Verification of an Asynchronous FIFO using UVM & SVA☆11Jun 26, 2025Updated 8 months ago
- Reusable Verilog 2005 components for FPGA designs☆49Dec 14, 2025Updated 2 months ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- Medium Access Control layer of 802.15.4☆13Nov 14, 2014Updated 11 years ago
- Lemberg is a time-predictable VLIW processor optimized for performance.☆21May 8, 2013Updated 12 years ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆11Nov 8, 2020Updated 5 years ago
- RISC-V CPU Core☆411Jun 24, 2025Updated 8 months ago
- BAG framework☆42Jul 24, 2024Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42May 24, 2020Updated 5 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆176Jun 18, 2020Updated 5 years ago
- SystemVerilog Development Environment☆54Sep 9, 2021Updated 4 years ago
- Jumpstart your custom DNN accelerator today. This project holds scripts to build and start containers that can compile binaries to the ze…☆10Jun 17, 2020Updated 5 years ago
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated last year
- ZPU - the worlds smallest 32 bit CPU with GCC toolchain☆16Jul 17, 2014Updated 11 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 7 months ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago