Manish4403 / RISC_V_with_ICACHELinks
☆13Updated 9 months ago
Alternatives and similar repositories for RISC_V_with_ICACHE
Users that are interested in RISC_V_with_ICACHE are comparing it to the libraries listed below
Sorting:
- ☆41Updated last year
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆27Updated 2 years ago
- ☆14Updated 9 months ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Updated 4 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆112Updated last week
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆10Updated 2 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆63Updated 9 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 2 years ago
- The Repository contains the code of various Digital Circuits☆11Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆47Updated last week
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆13Updated 9 months ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 7 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆53Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆24Updated last year
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆115Updated 3 years ago
- RISC V core implementation using Verilog.☆26Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆41Updated 3 years ago
- Open source ISS and logic RISC-V 32 bit project☆57Updated 2 months ago
- This repo provide an index of VLSI content creators and their materials☆156Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆143Updated 4 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆79Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆75Updated 4 years ago
- SystemVerilog Tutorial☆166Updated 3 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Updated 3 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd …☆139Updated 3 months ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆107Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆104Updated last year