This repository contains the design files of RISC-V Single Cycle Core
☆90Dec 14, 2023Updated 2 years ago
Alternatives and similar repositories for RISCV_Single_Cycle_Core
Users that are interested in RISCV_Single_Cycle_Core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains the design files of RISC-V Pipeline Core☆78May 11, 2023Updated 3 years ago
- My implementation of the RISC-V Single Cycle Processor, based on the Textbook - Digital Design and Computer Architecture: RISC-V Edition …☆51Oct 12, 2026Updated 3 weeks ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆47Dec 5, 2019Updated 6 years ago
- Single Cycle CPU using the RV32I Base Instruction set☆25Nov 5, 2025Updated 11 months ago
- A Single Cycle Risc-V 32 bit CPU☆78Jan 14, 2026Updated 9 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- APB master and slave developed in RTL.☆33Oct 25, 2025Updated last year
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆78May 8, 2021Updated 5 years ago
- UART implementation using verilog☆39Feb 14, 2023Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆141Feb 22, 2024Updated 2 years ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆44Mar 25, 2020Updated 6 years ago
- Single Cycle Processor written in SystemVerilog for executing machine code of RISC-V ISA☆32Apr 23, 2023Updated 3 years ago
- ☆13Sep 17, 2023Updated 3 years ago
- Pequeno R5 (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32IM ISA.☆161Aug 21, 2026Updated 2 months ago
- 5 Day TCL begginer to advanced training workshop by VSD☆20Oct 18, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆17Feb 16, 2023Updated 3 years ago
- Single-Cycle RISC-V Processor in systemverylog☆28Apr 23, 2019Updated 7 years ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆45Oct 29, 2023Updated 3 years ago
- Simple 8-bit UART realization on Verilog HDL.☆121Apr 27, 2024Updated 2 years ago
- Implementation of RISCV32I Single Cycle Architecture consisting of six base instructions (R, I, B, S, J, U).☆10Dec 14, 2022Updated 3 years ago
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆27Jul 21, 2025Updated last year
- An Open Source EDA Infracstructure and Tools from Netlist to GDS for ASIC Design.☆17Updated this week
- ☆12Jul 14, 2021Updated 5 years ago
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆29Aug 12, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Implementation of 5 Stage 32I RISC V Pipeline Processor.☆37Sep 6, 2024Updated 2 years ago
- Simulation projects on VLSI design.☆21Apr 6, 2021Updated 5 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated 2 years ago
- 32 bit RISC-V CPU implementation in Verilog☆36Feb 9, 2022Updated 4 years ago
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆14May 8, 2021Updated 5 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆23Aug 5, 2023Updated 3 years ago
- The multi-core cluster of a PULP system.☆123Updated this week
- IHP SG13CMOS5L PDK☆19Sep 23, 2026Updated last month
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆133Sep 7, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆51Mar 22, 2019Updated 7 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆140Jul 11, 2025Updated last year
- Learn and build GPU RTL from scratch☆22Aug 1, 2025Updated last year
- Cache-accel: FPGA Accelerated Multi-Core Cache Simulator☆14Mar 12, 2022Updated 4 years ago
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- Reference implementation of RPMI specification as a library.☆18Oct 23, 2026Updated last week