This repository contains the design files of RISC-V Single Cycle Core
☆89Dec 14, 2023Updated 2 years ago
Alternatives and similar repositories for RISCV_Single_Cycle_Core
Users that are interested in RISCV_Single_Cycle_Core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains the design files of RISC-V Pipeline Core☆75May 11, 2023Updated 3 years ago
- My implementation of the RISC-V Single Cycle Processor, based on the Textbook - Digital Design and Computer Architecture: RISC-V Edition …☆48Jun 2, 2023Updated 3 years ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆46Dec 5, 2019Updated 6 years ago
- UART implementation using verilog☆38Feb 14, 2023Updated 3 years ago
- A Single Cycle Risc-V 32 bit CPU☆78Jan 14, 2026Updated 8 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆13Sep 17, 2023Updated 3 years ago
- Single Cycle CPU using the RV32I Base Instruction set☆24Nov 5, 2025Updated 10 months ago
- 5 Day TCL begginer to advanced training workshop by VSD☆20Oct 18, 2023Updated 2 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆134Feb 22, 2024Updated 2 years ago
- ☆12Jul 14, 2021Updated 5 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆21Aug 5, 2023Updated 3 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- Simple 8-bit UART realization on Verilog HDL.☆121Apr 27, 2024Updated 2 years ago
- Implementing a five-stage pipeline RSIC-V architecture (RV32I Core instruction set) using Verilog HDL. All the functional modules require…☆37Aug 12, 2020Updated 6 years ago
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆26Jul 21, 2025Updated last year
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆33Jul 21, 2025Updated last year
- Pequeno R5 (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32IM ISA.☆160Aug 21, 2026Updated last month
- A verilog based 5-stage pipelined RISC-V Processor code.☆42Mar 25, 2020Updated 6 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆49Mar 22, 2019Updated 7 years ago
- My solution to the problem set on HDLBits.☆28Aug 6, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 5 years ago
- A 5 stage-pipeline RV32I implementation in VHDL☆24Mar 13, 2020Updated 6 years ago
- ☆16Jun 28, 2021Updated 5 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- APB master and slave developed in RTL.☆31Oct 25, 2025Updated 10 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆29Oct 31, 2021Updated 4 years ago
- A multi-cycle processor designed according to the instruction set(assembly language) of RISC-V using the System Verilog HDL☆22Jun 5, 2023Updated 3 years ago
- Tiny MATLAB-to-C converter (TMC Compiler)☆13Oct 26, 2020Updated 5 years ago
- TUM EI7402 SystemC laboratory assignments☆11Aug 10, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 11 months ago
- Implementation of a circular queue in hardware using verilog.☆18Mar 22, 2019Updated 7 years ago
- A simple implementation of a UART modem in Verilog.☆195Nov 10, 2021Updated 4 years ago
- Processor repo☆60Dec 19, 2013Updated 12 years ago
- ☆15Sep 27, 2022Updated 3 years ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆62Jan 28, 2025Updated last year
- A vision transformer based framework for classifying executable images as benign or malicious☆11Mar 19, 2024Updated 2 years ago