intel / rohd-hclLinks
A hardware component library developed with ROHD.
☆108Updated last week
Alternatives and similar repositories for rohd-hcl
Users that are interested in rohd-hcl are comparing it to the libraries listed below
Sorting:
- The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.☆46Updated 3 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆69Updated 3 years ago
- ☆111Updated 2 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆183Updated this week
- A demo system for Ibex including debug support and some peripherals☆85Updated 2 months ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆71Updated 3 months ago
- RISC-V Verification Interface☆136Updated 3 weeks ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated last week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆130Updated 3 months ago
- Control and status register code generator toolchain☆164Updated last month
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated last year
- Open source ISS and logic RISC-V 32 bit project☆61Updated last month
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆164Updated 2 years ago
- ASIC implementation flow infrastructure, successor to OpenLane☆244Updated this week
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Updated 2 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆144Updated this week
- Making cocotb testbenches that bit easier☆36Updated 2 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆162Updated 2 months ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆69Updated 3 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆121Updated 4 years ago
- A simple DDR3 memory controller☆61Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators☆26Updated 6 months ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆95Updated 7 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆64Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆129Updated 2 years ago
- ☆174Updated 3 years ago
- Introductory course into static timing analysis (STA).☆99Updated 6 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆185Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 6 months ago