A hardware component library developed with ROHD.
☆115Jul 1, 2026Updated 3 weeks ago
Alternatives and similar repositories for rohd-hcl
Users that are interested in rohd-hcl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators☆29May 20, 2026Updated 2 months ago
- The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.☆48Jul 13, 2026Updated 2 weeks ago
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆489Updated this week
- RTL data structure☆69Apr 23, 2026Updated 3 months ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆55Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Code generation tool for control and status registers☆463Jul 16, 2026Updated last week
- Universal Memory Interface (UMI)☆162Updated this week
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated last year
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆49Jul 11, 2025Updated last year
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 3 years ago
- Making cocotb testbenches that bit easier☆40Feb 28, 2026Updated 5 months ago
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Jun 26, 2026Updated last month
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Jul 1, 2026Updated 3 weeks ago
- Digital logic benchmark suite☆74Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Dart library to decode audio files☆12May 26, 2026Updated 2 months ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated 2 years ago
- RISC-V Nox core☆72Jul 22, 2025Updated last year
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆76Feb 12, 2026Updated 5 months ago
- An inhouse RISC-V 32-bits CPU☆20Feb 12, 2026Updated 5 months ago
- PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambl…☆18Jul 19, 2026Updated last week
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆13Jun 9, 2023Updated 3 years ago
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆15Feb 17, 2023Updated 3 years ago
- FuseSoC standard core library☆166Apr 28, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆260Updated this week
- Implementation of post-process coverage, and batch waveform search☆18Aug 29, 2021Updated 4 years ago
- Digital Design Equivalence Checking☆81Updated this week
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 2 years ago
- Simple UVM testbench development using the uvmtb_template files☆25Jan 16, 2025Updated last year
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Mar 5, 2025Updated last year
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆312Jun 19, 2026Updated last month
- A Full open-source/Full with Python/ interactive course for all who like to know "What is electronics?" from scratch to basic application…☆37Jan 13, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆41Jun 4, 2026Updated last month
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- The UVM written in Python☆561Updated this week
- APB4 Multiplexor☆15May 10, 2024Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆153Oct 2, 2025Updated 9 months ago
- Simple template-based UVM code generator☆30Apr 15, 2026Updated 3 months ago