A hardware component library developed with ROHD.
☆117Oct 13, 2026Updated this week
Alternatives and similar repositories for rohd-hcl
Users that are interested in rohd-hcl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators☆29May 20, 2026Updated 4 months ago
- The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.☆48Jul 13, 2026Updated 3 months ago
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆493Updated this week
- ROHD Wave Viewer is a waveform viewer Flutter app, part of the ROHD ecosystem. It works in-browser, integrated as a Flutter widget, used …☆14Oct 8, 2026Updated last week
- RTL data structure☆69Apr 23, 2026Updated 5 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated last year
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆65Jul 25, 2026Updated 2 months ago
- Code generation tool for control and status registers☆471Sep 11, 2026Updated last month
- Universal Memory Interface (UMI)☆171Updated this week
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆80Feb 12, 2026Updated 8 months ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 3 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆52Jul 11, 2025Updated last year
- Making cocotb testbenches that bit easier☆42Feb 28, 2026Updated 7 months ago
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Oct 4, 2026Updated 2 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆111Aug 31, 2026Updated last month
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆320Sep 25, 2026Updated 3 weeks ago
- Digital logic benchmark suite☆89Sep 28, 2026Updated 2 weeks ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 6 months ago
- A Dart library to decode audio files☆12May 26, 2026Updated 4 months ago
- RISC-V Nox core☆72Jul 22, 2025Updated last year
- PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambl…☆18Jul 19, 2026Updated 2 months ago
- An inhouse RISC-V 32-bits CPU☆22Updated this week
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Processor Implementation (RV32IM, TileLink-UL)☆26Apr 9, 2026Updated 6 months ago
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆15Feb 17, 2023Updated 3 years ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆14Jun 9, 2023Updated 3 years ago
- Implementation of post-process coverage, and batch waveform search☆18Aug 29, 2021Updated 5 years ago
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 3 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆290Updated this week
- FuseSoC standard core library☆172Aug 19, 2026Updated last month
- The UVM written in Python☆572Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Digital Design Equivalence Checking☆111Updated this week
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Sep 28, 2026Updated 2 weeks ago
- A Full open-source/Full with Python/ interactive course for all who like to know "What is electronics?" from scratch to basic application…☆37Jan 13, 2024Updated 2 years ago
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆45Aug 25, 2026Updated last month
- Simple UVM testbench development using the uvmtb_template files☆27Jan 16, 2025Updated last year
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- APB4 Multiplexor☆15May 10, 2024Updated 2 years ago