A hardware component library developed with ROHD.
☆111Feb 5, 2026Updated 3 weeks ago
Alternatives and similar repositories for rohd-hcl
Users that are interested in rohd-hcl are comparing it to the libraries listed below
Sorting:
- Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators☆27Jun 17, 2025Updated 8 months ago
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆471Jan 18, 2026Updated last month
- The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.☆46Oct 7, 2025Updated 4 months ago
- RTL data structure☆64Feb 20, 2026Updated last week
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆83Jan 28, 2026Updated last month
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆42Jul 11, 2025Updated 7 months ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 2 years ago
- ☆18Jun 2, 2025Updated 9 months ago
- Making cocotb testbenches that bit easier☆37Updated this week
- Universal Memory Interface (UMI)☆157Feb 20, 2026Updated last week
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated 11 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆136Oct 2, 2025Updated 5 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆60Feb 23, 2026Updated last week
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆43Aug 31, 2025Updated 6 months ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 2 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- A Dart library to decode audio files☆11Jan 6, 2025Updated last year
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated last year
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆72Feb 12, 2026Updated 2 weeks ago
- RISC-V Nox core☆71Jul 22, 2025Updated 7 months ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- FuseSoC standard core library☆155Feb 23, 2026Updated last week
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆13Jun 9, 2023Updated 2 years ago
- Digital IC design and vlsi notes☆13Jun 24, 2020Updated 5 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆18Jul 28, 2025Updated 7 months ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆25Mar 5, 2025Updated 11 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- lowRISC Style Guides☆479Nov 6, 2025Updated 3 months ago
- Open source ISS and logic RISC-V 32 bit project☆60Jan 20, 2026Updated last month
- Simple template-based UVM code generator☆29Jan 4, 2023Updated 3 years ago
- design and verification of asynchronous circuits☆43Updated this week
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆29Oct 12, 2025Updated 4 months ago
- The UVM written in Python☆504Updated this week
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆128Feb 2, 2026Updated last month
- Visual programming of robots using hardware blocks composition and Python☆21Updated this week
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Feb 25, 2023Updated 3 years ago
- Parametrized RTL benchmark suite☆23Feb 6, 2026Updated 3 weeks ago