intel / rohd-hclLinks
A hardware component library developed with ROHD.
☆103Updated 2 weeks ago
Alternatives and similar repositories for rohd-hcl
Users that are interested in rohd-hcl are comparing it to the libraries listed below
Sorting:
- The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.☆45Updated 8 months ago
- ☆97Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 3 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆139Updated last month
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆69Updated 9 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆163Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆78Updated 4 years ago
- Open source ISS and logic RISC-V 32 bit project☆58Updated 3 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 2 months ago
- Control and status register code generator toolchain☆145Updated this week
- Introductory course into static timing analysis (STA).☆97Updated 2 months ago
- ☆30Updated 3 weeks ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆86Updated 3 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆59Updated 2 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆47Updated this week
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 8 months ago
- RISC-V Nox core☆68Updated 2 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- RISC-V Verification Interface☆103Updated 3 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated 2 months ago
- SystemVerilog RTL Linter for YoSys☆21Updated 10 months ago
- Fabric generator and CAD tools.☆198Updated this week
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 4 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆115Updated last month
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆175Updated 10 months ago
- Python Tool for UVM Testbench Generation☆54Updated last year