A hardware component library developed with ROHD.
☆113May 3, 2026Updated last month
Alternatives and similar repositories for rohd-hcl
Users that are interested in rohd-hcl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators☆29May 20, 2026Updated 3 weeks ago
- The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.☆47Oct 7, 2025Updated 8 months ago
- RTL data structure☆68Apr 23, 2026Updated last month
- Code generation tool for control and status registers☆463May 30, 2026Updated 2 weeks ago
- Making cocotb testbenches that bit easier☆39Feb 28, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆45Jul 11, 2025Updated 11 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆105May 10, 2026Updated last month
- Universal Memory Interface (UMI)☆160May 13, 2026Updated last month
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated last year
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 3 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆149Oct 2, 2025Updated 8 months ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆56Jun 7, 2026Updated last week
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆20Jul 28, 2025Updated 10 months ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆37Oct 12, 2025Updated 8 months ago
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆13Jun 9, 2023Updated 3 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆74Feb 12, 2026Updated 4 months ago
- PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambl…☆18Jul 5, 2025Updated 11 months ago
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆15Feb 17, 2023Updated 3 years ago
- RISC-V Nox core☆73Jul 22, 2025Updated 10 months ago
- Parametrized RTL benchmark suite☆26Updated this week
- Digital IC design and vlsi notes☆14Jun 24, 2020Updated 5 years ago
- Implementation of post-process coverage, and batch waveform search☆18Aug 29, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- FuseSoC standard core library☆165Apr 28, 2026Updated last month
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 2 years ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆309May 19, 2026Updated 3 weeks ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Open source ISS and logic RISC-V 32 bit project☆60Jan 20, 2026Updated 4 months ago
- The UVM written in Python☆550Updated this week
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simple template-based UVM code generator☆30Apr 15, 2026Updated 2 months ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- ☆18Jun 2, 2025Updated last year
- A Full open-source/Full with Python/ interactive course for all who like to know "What is electronics?" from scratch to basic application…☆37Jan 13, 2024Updated 2 years ago
- lowRISC Style Guides☆512Apr 21, 2026Updated last month
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆24Jul 12, 2023Updated 2 years ago
- Open Logic FPGA Standard Library☆970Updated this week