A Verilog based 5-stage fully functional pipelined RISC-V Processor code.
☆78May 8, 2021Updated 5 years ago
Alternatives and similar repositories for RISC-V-Pipelined-Processor
Users that are interested in RISC-V-Pipelined-Processor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A verilog based 5-stage pipelined RISC-V Processor code.☆43Mar 25, 2020Updated 6 years ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆45Oct 29, 2023Updated 3 years ago
- A Single Cycle Risc-V 32 bit CPU☆78Jan 14, 2026Updated 9 months ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆66Jul 5, 2024Updated 2 years ago
- Single-Cycle RISC-V Processor in systemverylog☆28Apr 23, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This repository contains the design files of RISC-V Pipeline Core☆78May 11, 2023Updated 3 years ago
- 32 bit RISC-V CPU implementation in Verilog☆36Feb 9, 2022Updated 4 years ago
- APB Timer Unit☆14Oct 30, 2025Updated last year
- Single Cycle Processor written in SystemVerilog for executing machine code of RISC-V ISA☆32Apr 23, 2023Updated 3 years ago
- Single Cycle CPU using the RV32I Base Instruction set☆25Nov 5, 2025Updated 11 months ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆30Feb 19, 2025Updated last year
- This repository contains the design files of RISC-V Single Cycle Core☆90Dec 14, 2023Updated 2 years ago
- APB master and slave developed in RTL.☆32Oct 25, 2025Updated last year
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆47Dec 5, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- A progressive course in digital design and verification covering UART, SPI, and I²C — from specification and RTL through UVM-based verifi…☆20May 30, 2026Updated 5 months ago
- ☆15Sep 27, 2022Updated 4 years ago
- Synchronous FIFO Testbench☆12Apr 17, 2022Updated 4 years ago
- DMA Project using Verilog HDL☆15Dec 26, 2019Updated 6 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆139Dec 17, 2023Updated 2 years ago
- ☆11Mar 12, 2024Updated 2 years ago
- Basic RISC-V Test SoC☆212Apr 7, 2019Updated 7 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Implementing a five-stage pipeline RSIC-V architecture (RV32I Core instruction set) using Verilog HDL. All the functional modules require…☆37Aug 12, 2020Updated 6 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆90Nov 2, 2020Updated 5 years ago
- I have implemented a fake note detection unit with image processing algorithms in MATLAB. The aspect ratio is calculated initially for th…☆11Sep 18, 2023Updated 3 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆28Sep 8, 2024Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆40Jul 23, 2023Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated 2 months ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆20Oct 18, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Pequeno R5 (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32IM ISA.☆161Aug 21, 2026Updated 2 months ago
- ☆17Feb 16, 2023Updated 3 years ago
- Implementation of 5 Stage 32I RISC V Pipeline Processor.☆37Sep 6, 2024Updated 2 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆20Jun 24, 2021Updated 5 years ago
- Verilog implementation of a RISC-V core☆155Oct 11, 2018Updated 8 years ago
- ☆25Feb 10, 2024Updated 2 years ago
- GTKWave Decoders for RISCV☆15Aug 16, 2025Updated last year