A Verilog based 5-stage fully functional pipelined RISC-V Processor code.
☆73May 8, 2021Updated 5 years ago
Alternatives and similar repositories for RISC-V-Pipelined-Processor
Users that are interested in RISC-V-Pipelined-Processor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A verilog based 5-stage pipelined RISC-V Processor code.☆40Mar 25, 2020Updated 6 years ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆40Oct 29, 2023Updated 2 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆66Jul 5, 2024Updated 2 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 10 months ago
- A Single Cycle Risc-V 32 bit CPU☆77Jan 14, 2026Updated 7 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆30Feb 19, 2025Updated last year
- This repository contains the design files of RISC-V Pipeline Core☆75May 11, 2023Updated 3 years ago
- 32 bit RISC-V CPU implementation in Verilog☆35Feb 9, 2022Updated 4 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- ☆15Sep 27, 2022Updated 3 years ago
- Single Cycle Processor written in SystemVerilog for executing machine code of RISC-V ISA☆31Apr 23, 2023Updated 3 years ago
- APB master and slave developed in RTL.☆27Oct 25, 2025Updated 10 months ago
- DMA Project using Verilog HDL☆15Dec 26, 2019Updated 6 years ago
- Synchronous FIFO Testbench☆12Apr 17, 2022Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Implementing a five-stage pipeline RSIC-V architecture (RV32I Core instruction set) using Verilog HDL. All the functional modules require…☆37Aug 12, 2020Updated 6 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆28Sep 8, 2024Updated last year
- Single Cycle CPU using the RV32I Base Instruction set☆23Nov 5, 2025Updated 9 months ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- Single-Cycle RISC-V Processor in systemverylog☆27Apr 23, 2019Updated 7 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆20Oct 18, 2023Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆40Jul 23, 2023Updated 3 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆20Jun 24, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- I have implemented a fake note detection unit with image processing algorithms in MATLAB. The aspect ratio is calculated initially for th…☆11Sep 18, 2023Updated 2 years ago
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 2 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆60Nov 16, 2023Updated 2 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- APB VIP (UVM)☆18Sep 6, 2018Updated 7 years ago
- Implementation of 5 Stage 32I RISC V Pipeline Processor.☆36Sep 6, 2024Updated last year
- ☆18Apr 5, 2015Updated 11 years ago
- Architectural design of data router in verilog☆33Dec 29, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆43Dec 5, 2019Updated 6 years ago
- RTL Design and Verification☆21Jan 4, 2021Updated 5 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆87Nov 2, 2020Updated 5 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆86Dec 14, 2023Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆137Jul 11, 2025Updated last year
- AXI4 with a FIFO integrated with VIP☆25Feb 29, 2024Updated 2 years ago
- Basic RISC-V Test SoC☆209Apr 7, 2019Updated 7 years ago