AkeelMedina22 / RISC-V-Pipelined-Processor
A Verilog based 5-stage fully functional pipelined RISC-V Processor code.
☆20Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for RISC-V-Pipelined-Processor
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆30Updated 4 months ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- Two Level Cache Controller implementation in Verilog HDL☆35Updated 4 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- AXI4 and AXI4-Lite interface definitions☆83Updated 4 years ago
- ☆16Updated last year
- To design test bench of the APB protocol☆15Updated 3 years ago
- ☆36Updated 3 years ago
- General Purpose AXI Direct Memory Access☆44Updated 5 months ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆18Updated 6 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆16Updated 3 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆41Updated 7 months ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆28Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆49Updated 2 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆12Updated 2 months ago
- ☆15Updated last year
- This repository contains the design files of RISC-V Pipeline Core☆30Updated last year
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆14Updated 8 months ago
- A verilog implementation for Network-on-Chip☆66Updated 6 years ago
- Architectural design of data router in verilog☆26Updated 4 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆12Updated 6 months ago
- ☆26Updated 5 years ago
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆22Updated 5 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆23Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆57Updated 3 weeks ago
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- AXI Interconnect☆45Updated 3 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago