Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and multi cycle instructions, ALU unit works in parallel with a multiplication unit, and Reorder Buffer to guarantee in-order termination.
☆18Feb 12, 2024Updated 2 years ago
Alternatives and similar repositories for RISC-V-Processor-with-Pipelining
Users that are interested in RISC-V-Processor-with-Pipelining are comparing it to the libraries listed below
Sorting:
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- Perceptron-based branch predictor written in C++☆13Dec 14, 2016Updated 9 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆138Oct 2, 2025Updated 5 months ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Feb 16, 2022Updated 4 years ago
- Direct Access Memory for MPSoC☆13Feb 28, 2026Updated 3 weeks ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 3 months ago
- ☆12Nov 26, 2024Updated last year
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- verilog/FPGA hardware description for very simple GPU☆16Apr 9, 2019Updated 6 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Apr 18, 2025Updated 11 months ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Jun 27, 2022Updated 3 years ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆24Feb 19, 2025Updated last year
- ☆12Feb 6, 2023Updated 3 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆78Jan 2, 2021Updated 5 years ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 2 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆17Jan 28, 2022Updated 4 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- ☆36Mar 12, 2026Updated last week
- Python Model of the RISC-V ISA☆62Jul 23, 2022Updated 3 years ago
- ☆41Feb 28, 2022Updated 4 years ago
- Design of LDO using open source SKY130PDK☆15Aug 24, 2024Updated last year
- ☆10Nov 2, 2023Updated 2 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 8 months ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- A branch predictor simulator in C++ that tests 6 different types of branch predictors.☆13Apr 26, 2018Updated 7 years ago
- This repository contains full code of Softmax Layer in Verilog☆21Jul 29, 2020Updated 5 years ago
- ☆18May 5, 2022Updated 3 years ago
- A vision transformer based framework for classifying executable images as benign or malicious☆10Mar 19, 2024Updated 2 years ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- Adversarial driving simulator for testing safety validation algorithms☆15Jun 13, 2021Updated 4 years ago
- SoC Based on ARM Cortex-M3☆37May 16, 2025Updated 10 months ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago
- IOPMP IP☆24Jul 11, 2025Updated 8 months ago