EngAhmed21 / RISC-V-Processor-with-Pipelining
Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and multi cycle instructions, ALU unit works in parallel with a multiplication unit, and Reorder Buffer to guarantee in-order termination.
☆12Updated 9 months ago
Related projects ⓘ
Alternatives and complementary repositories for RISC-V-Processor-with-Pipelining
- Design and UVM-TB of RISC -V Microprocessor☆13Updated 4 months ago
- CORE-V MCU UVM Environment and Test Bench☆17Updated 4 months ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆10Updated 8 months ago
- ☆10Updated 2 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆12Updated last year
- To design test bench of the APB protocol☆15Updated 3 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆9Updated last year
- DMA Hardware Description with Verilog☆10Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆15Updated 8 months ago
- ☆16Updated 2 years ago
- ☆16Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆22Updated last month
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆12Updated 5 years ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- verification of simple axi-based cache☆17Updated 5 years ago
- ☆10Updated 4 months ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 5 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆10Updated 4 years ago
- RTL code of some arbitration algorithm☆12Updated 5 years ago
- ☆17Updated 9 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- ☆33Updated 2 years ago
- Andes Vector Extension support added to riscv-dv☆14Updated 4 years ago
- SoC Based on ARM Cortex-M3☆25Updated 6 months ago
- UVM Testbench for synchronus fifo☆15Updated 4 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆12Updated 9 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆16Updated 3 years ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago