EngAhmed21 / RISC-V-Processor-with-Pipelining
Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and multi cycle instructions, ALU unit works in parallel with a multiplication unit, and Reorder Buffer to guarantee in-order termination.
☆14Updated last year
Alternatives and similar repositories for RISC-V-Processor-with-Pipelining:
Users that are interested in RISC-V-Processor-with-Pipelining are comparing it to the libraries listed below
- Design and UVM-TB of RISC -V Microprocessor☆14Updated 8 months ago
- ☆17Updated 2 years ago
- CORE-V MCU UVM Environment and Test Bench☆20Updated 8 months ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆13Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆22Updated last year
- ☆19Updated 2 years ago
- ☆13Updated 2 years ago
- verification of simple axi-based cache☆18Updated 5 years ago
- ☆12Updated last month
- Complete tutorial code.☆17Updated 10 months ago
- ☆31Updated 5 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- ☆19Updated 5 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆11Updated last month
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆15Updated 10 months ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆14Updated 2 years ago
- ☆21Updated 5 years ago
- ☆26Updated 5 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- Andes Vector Extension support added to riscv-dv☆14Updated 4 years ago
- RTL code of some arbitration algorithm☆13Updated 5 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆19Updated last month
- ☆17Updated 9 years ago