EngAhmed21 / RISC-V-Processor-with-PipeliningLinks
Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and multi cycle instructions, ALU unit works in parallel with a multiplication unit, and Reorder Buffer to guarantee in-order termination.
☆14Updated last year
Alternatives and similar repositories for RISC-V-Processor-with-Pipelining
Users that are interested in RISC-V-Processor-with-Pipelining are comparing it to the libraries listed below
Sorting:
- Design and UVM-TB of RISC -V Microprocessor☆23Updated 11 months ago
- ☆12Updated 2 months ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆12Updated 2 years ago
- ☆17Updated 2 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- CORE-V MCU UVM Environment and Test Bench☆21Updated 11 months ago
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- ☆14Updated 2 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- System Verilog using Functional Verification☆12Updated last year
- ☆20Updated 2 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆27Updated 3 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- ☆20Updated 5 years ago
- ☆12Updated 11 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆25Updated 3 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆13Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- SystemVerilog examples and projects☆17Updated 2 weeks ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- Design and UVM Verification of an ALU☆9Updated last year
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated last week
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 3 years ago
- ☆34Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago