EngAhmed21 / RISC-V-Processor-with-PipeliningLinks
Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and multi cycle instructions, ALU unit works in parallel with a multiplication unit, and Reorder Buffer to guarantee in-order termination.
☆14Updated last year
Alternatives and similar repositories for RISC-V-Processor-with-Pipelining
Users that are interested in RISC-V-Processor-with-Pipelining are comparing it to the libraries listed below
Sorting:
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆25Updated last year
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆14Updated 5 months ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆13Updated 3 years ago
- CORE-V MCU UVM Environment and Test Bench☆22Updated last year
- ☆15Updated 2 years ago
- SoC Based on ARM Cortex-M3☆32Updated 3 months ago
- ☆20Updated 2 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- ☆21Updated 5 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- ☆34Updated 6 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- UVM Testbench for synchronus fifo☆17Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆15Updated last year
- ☆27Updated 5 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆35Updated last month
- ☆36Updated 2 months ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆23Updated 6 months ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 6 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆35Updated 2 years ago
- Two Level Cache Controller implementation in Verilog HDL☆52Updated 5 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆13Updated last year