Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and multi cycle instructions, ALU unit works in parallel with a multiplication unit, and Reorder Buffer to guarantee in-order termination.
☆18Feb 12, 2024Updated 2 years ago
Alternatives and similar repositories for RISC-V-Processor-with-Pipelining
Users that are interested in RISC-V-Processor-with-Pipelining are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Jun 7, 2022Updated 4 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Perceptron-based branch predictor written in C++☆14Dec 14, 2016Updated 9 years ago
- ☆12Nov 26, 2024Updated last year
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆21Feb 16, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Direct Access Memory for MPSoC☆13Jun 16, 2026Updated last month
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 7 months ago
- The official NaplesPU hardware code repository☆35Jul 27, 2019Updated 6 years ago
- 第四届全国大学生嵌入式比赛SoC☆12Apr 1, 2022Updated 4 years ago
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 3 years ago
- ☆12Feb 6, 2023Updated 3 years ago
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆151Oct 2, 2025Updated 9 months ago
- ☆14Jan 3, 2018Updated 8 years ago
- PQR5ASM is a RISC-V Assembler compliant with RV32IM☆19Updated this week
- verilog/FPGA hardware description for very simple GPU☆17Apr 9, 2019Updated 7 years ago
- Superscalar dual-issue RISC-V processor☆19Updated this week
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆29Feb 19, 2025Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆33Jun 27, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10Nov 2, 2023Updated 2 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆18Jan 28, 2022Updated 4 years ago
- ☆36Apr 22, 2026Updated 3 months ago
- 🎞️ NoC router in Verilog with FIFO☆15Sep 1, 2022Updated 3 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Architectural design of data router in verilog☆33Dec 29, 2019Updated 6 years ago
- Python Model of the RISC-V ISA☆62Jul 23, 2022Updated 4 years ago
- ☆15May 24, 2025Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆17Apr 12, 2020Updated 6 years ago
- 基于Arduino的蓝牙自动循迹小车☆15Jul 10, 2021Updated 5 years ago
- Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.☆24Dec 27, 2022Updated 3 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- This repository contains full code of Softmax Layer in Verilog☆21Jul 29, 2020Updated 5 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago