Implementation of RISC-V RV32I
☆28Aug 30, 2022Updated 3 years ago
Alternatives and similar repositories for rv32i
Users that are interested in rv32i are comparing it to the libraries listed below
Sorting:
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆32Jul 21, 2025Updated 7 months ago
- ☆14Sep 27, 2022Updated 3 years ago
- 伴伴學 RISC-V RV32I Architecture CPU☆31Sep 23, 2022Updated 3 years ago
- ☆14Sep 16, 2022Updated 3 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 2 years ago
- 32 bit RISC-V CPU implementation in Verilog☆34Feb 9, 2022Updated 4 years ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆12Apr 18, 2024Updated last year
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆18Aug 19, 2024Updated last year
- ☆18Nov 11, 2025Updated 3 months ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆33Nov 25, 2024Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆19Oct 18, 2023Updated 2 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆60Jul 5, 2024Updated last year
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆35Apr 13, 2024Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆137Oct 2, 2025Updated 5 months ago
- Pipelined RISC-V CPU☆26Jun 9, 2021Updated 4 years ago
- simd enabled column imprints☆11Feb 12, 2018Updated 8 years ago
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- A vision transformer based framework for classifying executable images as benign or malicious☆10Mar 19, 2024Updated last year
- ☆13Sep 29, 2024Updated last year
- SQL Optimizations using MLIR☆12Apr 5, 2020Updated 5 years ago
- IOManager tries to bridge the gap in existing async framework to build full async networked database/storage/keyvalue storage☆11Feb 7, 2026Updated last month
- openstack components running on docker☆17May 26, 2015Updated 10 years ago
- Real-time Audio Processing through FIR filters on Basys-3 FPGA and Pmod I2S2☆13Feb 1, 2023Updated 3 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆18Feb 24, 2026Updated last week
- An intuitive graphical linguistics syntax tree editor that runs in your browser. Used by professors at UCSC and University of Washington.☆12Jan 23, 2023Updated 3 years ago
- 🪐 🎛️ User interface to manage your Jupyter platform.☆17Jun 6, 2025Updated 9 months ago
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated 5 months ago
- interprets lambda calculus☆10Dec 1, 2025Updated 3 months ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- Secure network block device☆11Dec 29, 2016Updated 9 years ago
- NetBricks: A new network function framework based on Rust.☆12Jan 2, 2026Updated 2 months ago
- ☆10Mar 6, 2016Updated 10 years ago
- "Circuit Construction Kit: DC" is an educational simulation in HTML5, by PhET Interactive Simulations.☆15Feb 27, 2026Updated last week
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- A four-dimensional Analysis of Partitioned Approximate Filters☆11Aug 6, 2025Updated 7 months ago
- ☆12Jul 8, 2023Updated 2 years ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆11Apr 19, 2022Updated 3 years ago