vinayrayapati / rv32iLinks
Implementation of RISC-V RV32I
☆19Updated 2 years ago
Alternatives and similar repositories for rv32i
Users that are interested in rv32i are comparing it to the libraries listed below
Sorting:
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆78Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆60Updated 2 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆18Updated last week
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆40Updated 4 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆97Updated 2 weeks ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆123Updated last year
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆156Updated 3 weeks ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- This repository contains the design files of RISC-V Single Cycle Core☆47Updated last year
- ☆10Updated 2 years ago
- ☆43Updated 3 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 9 months ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆49Updated 11 months ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆27Updated last year
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆13Updated 4 months ago
- Architectural design of data router in verilog☆30Updated 5 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆62Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆62Updated 2 years ago
- This is a detailed SystemVerilog course☆107Updated 3 months ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆24Updated 5 years ago
- This repository contains the design files of RISC-V Pipeline Core☆45Updated 2 years ago
- ☆159Updated 2 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆91Updated last year