vinayrayapati / rv32iLinks
Implementation of RISC-V RV32I
☆23Updated 3 years ago
Alternatives and similar repositories for rv32i
Users that are interested in rv32i are comparing it to the libraries listed below
Sorting:
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆158Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆96Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 10 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆166Updated last year
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆53Updated last year
- 100 Days of RTL☆397Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆272Updated 4 months ago
- SystemVerilog Tutorial☆176Updated last week
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆29Updated 2 months ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆136Updated 5 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆19Updated 4 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆24Updated 8 months ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆25Updated last month
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆65Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆91Updated 6 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆119Updated 3 years ago
- Basic RISC-V Test SoC☆146Updated 6 years ago
- ☆13Updated 3 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆268Updated this week
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- ☆15Updated 2 years ago
- ☆166Updated 3 years ago
- This repo provide an index of VLSI content creators and their materials☆158Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆117Updated last week