vinayrayapati / rv32i
Implementation of RISC-V RV32I
☆10Updated 2 years ago
Related projects: ⓘ
- Two Level Cache Controller implementation in Verilog HDL☆31Updated 4 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆20Updated last year
- AXI4 and AXI4-Lite interface definitions☆82Updated 4 years ago
- Verilog Configurable Cache☆165Updated 3 weeks ago
- A Fast, Low-Overhead On-chip Network☆115Updated this week
- An AXI4 crossbar implementation in SystemVerilog☆112Updated 3 months ago
- ☆117Updated 2 years ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 2 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆26Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆59Updated 9 months ago
- ☆49Updated 11 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆136Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆130Updated 3 months ago
- A complete open-source design-for-testing (DFT) Solution☆131Updated last month
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆42Updated last year
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆11Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆126Updated 2 weeks ago
- SystemVerilog Tutorial☆111Updated 9 months ago
- Network on Chip Implementation written in SytemVerilog☆151Updated 2 years ago
- ☆12Updated 7 months ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆109Updated 4 years ago
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆12Updated 3 weeks ago
- ☆68Updated last year
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆23Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆46Updated 2 years ago
- Opensource DDR3 Controller☆174Updated 2 weeks ago
- Vector processor for RISC-V vector ISA☆104Updated 3 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆223Updated last month
- DDR2 memory controller written in Verilog☆72Updated 12 years ago
- RISC-V System on Chip Template☆148Updated last week