Implementation of RISC-V RV32I
☆30Aug 30, 2022Updated 3 years ago
Alternatives and similar repositories for rv32i
Users that are interested in rv32i are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆32Jul 21, 2025Updated 11 months ago
- ☆14Sep 27, 2022Updated 3 years ago
- 伴伴學 RISC-V RV32I Architecture CPU☆31Sep 23, 2022Updated 3 years ago
- 32 bit RISC-V CPU implementation in Verilog☆34Feb 9, 2022Updated 4 years ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆13Apr 18, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- ☆18Sep 16, 2022Updated 3 years ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆29Aug 28, 2024Updated last year
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆20Aug 19, 2024Updated last year
- ☆25Nov 11, 2025Updated 7 months ago
- Pipelined RISC-V CPU☆29Jun 9, 2021Updated 5 years ago
- This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…☆32Dec 12, 2021Updated 4 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆69Apr 13, 2024Updated 2 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆66Jul 5, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- Single-cycle MIPS processor in Verilog HDL.☆10May 1, 2020Updated 6 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- A Single Cycle Risc-V 32 bit CPU☆73Jan 14, 2026Updated 5 months ago
- This repository contains all the content related to the machine learning course (ECE715) conducted at Dept. of ECE, NIT Durgapur☆10Nov 15, 2024Updated last year
- ☆14Sep 29, 2024Updated last year
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆18Oct 19, 2024Updated last year
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated 9 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Beti Elektronik - ddApp -10 FPGA Uygulamaları (Eğitim) Seti☆13Dec 31, 2024Updated last year
- Single Cycle CPU using the RV32I Base Instruction set☆22Nov 5, 2025Updated 8 months ago
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 3 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆28Feb 24, 2026Updated 4 months ago
- ☆17Jul 30, 2021Updated 4 years ago
- This source code (in Python) is a preliminary implementation of my quadratic-time positive integer matrix multiplication.☆10Nov 23, 2022Updated 3 years ago
- fpga verilog risc-v rv32i cpu☆15Apr 18, 2023Updated 3 years ago
- ☆15Aug 3, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An FPGA design for simulating biological neurons☆19Jul 5, 2024Updated 2 years ago
- Real-time Audio Processing through FIR filters on Basys-3 FPGA and Pmod I2S2☆16Feb 1, 2023Updated 3 years ago
- ☆19May 5, 2022Updated 4 years ago
- A vision transformer based framework for classifying executable images as benign or malicious☆11Mar 19, 2024Updated 2 years ago
- This repository contains the design files of RISC-V Pipeline Core☆74May 11, 2023Updated 3 years ago
- Senior Design Project at UW-Madison ECE☆18May 4, 2023Updated 3 years ago
- ☆16Mar 22, 2021Updated 5 years ago