arhamhashmi01 / rv32i-pipeline-processor
This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog
☆10Updated 10 months ago
Alternatives and similar repositories for rv32i-pipeline-processor:
Users that are interested in rv32i-pipeline-processor are comparing it to the libraries listed below
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆13Updated 11 months ago
- ☆40Updated 2 years ago
- ☆16Updated last year
- ☆11Updated this week
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆19Updated 10 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆36Updated 3 years ago
- Complete tutorial code.☆15Updated 9 months ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆13Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆64Updated 4 years ago
- Python Tool for UVM Testbench Generation☆50Updated 8 months ago
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆54Updated 9 months ago
- SystemVerilog RTL Linter for YoSys☆18Updated 2 months ago
- ☆18Updated 4 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆36Updated 11 months ago
- CORE-V MCU UVM Environment and Test Bench☆18Updated 6 months ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆11Updated last year
- ☆12Updated 6 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆64Updated 3 years ago
- The memory model was leveraged from micron.☆22Updated 6 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆32Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 4 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆23Updated 3 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆37Updated 4 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- Design and UVM-TB of RISC -V Microprocessor☆14Updated 7 months ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆12Updated 8 months ago
- SRAM☆21Updated 4 years ago