arhamhashmi01 / rv32i-pipeline-processorView external linksLinks
This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog
☆24Feb 19, 2025Updated 11 months ago
Alternatives and similar repositories for rv32i-pipeline-processor
Users that are interested in rv32i-pipeline-processor are comparing it to the libraries listed below
Sorting:
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆12Apr 18, 2024Updated last year
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆17Jan 27, 2023Updated 3 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆23Jul 6, 2018Updated 7 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆58May 8, 2021Updated 4 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆134Oct 2, 2025Updated 4 months ago
- A course project for Computer Architecture Course at ZJU.☆24Feb 10, 2022Updated 4 years ago
- ☆35Feb 2, 2026Updated last week
- Pipelined RISC-V CPU☆26Jun 9, 2021Updated 4 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Jun 27, 2022Updated 3 years ago
- Snow Rider 3D" is a thrilling skiing adventure game set amidst stunning mountain landscapes. Ride your sleigh down snowy slopes, dodge ob…☆11Aug 11, 2024Updated last year
- Single-cycle MIPS processor in Verilog HDL.☆10May 1, 2020Updated 5 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 3 months ago
- MD5 in VHDL☆11Jan 4, 2017Updated 9 years ago
- Innervator: Hardware Acceleration for Neural Networks☆18Aug 3, 2024Updated last year
- All our CS251 assignments☆12Nov 10, 2016Updated 9 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Aug 26, 2024Updated last year
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated last year
- System Verilog using Functional Verification☆12Apr 8, 2024Updated last year
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- Design and UVM Verification of an ALU☆10Jun 14, 2024Updated last year
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆11May 17, 2024Updated last year
- ☆11May 30, 2024Updated last year
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- Tutorial to create a FreeCAD workbench with Python commands☆11Nov 23, 2017Updated 8 years ago
- Dual-core 16-bit RISC processor☆11Jul 21, 2024Updated last year
- IEEE Executive project for the year 2021-2022☆10Nov 22, 2022Updated 3 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 3 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- ☆17Dec 16, 2025Updated last month
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- Perceptron-based branch predictor written in C++☆12Dec 14, 2016Updated 9 years ago
- PrUcess is a low-power multi-clock configurable digital processing system that executes commands (unsigned arithmetic operations, logical…☆12Apr 29, 2023Updated 2 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Dec 3, 2023Updated 2 years ago
- ☆13Feb 1, 2025Updated last year