My implementation of the RISC-V Single Cycle Processor, based on the Textbook - Digital Design and Computer Architecture: RISC-V Edition by Sarah Harris and David Harris
☆42Jun 2, 2023Updated 2 years ago
Alternatives and similar repositories for RISCV_Single_Cycle_Processor
Users that are interested in RISCV_Single_Cycle_Processor are comparing it to the libraries listed below
Sorting:
- This repository contains the design files of RISC-V Single Cycle Core☆81Dec 14, 2023Updated 2 years ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆34Oct 29, 2023Updated 2 years ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆13Mar 17, 2019Updated 6 years ago
- APB master and slave developed in RTL.☆22Oct 25, 2025Updated 4 months ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Jun 4, 2024Updated last year
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆59May 8, 2021Updated 4 years ago
- UART implementation using verilog☆34Feb 14, 2023Updated 3 years ago
- Single-Cycle RISC-V Processor in systemverylog☆25Apr 23, 2019Updated 6 years ago
- 餐厅管理系统 - 练习JDBC、MySQL数据库、德鲁伊连接池的使用；用户登录、订座、点餐、结账、人事管理☆12Feb 22, 2022Updated 4 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆37Mar 22, 2019Updated 6 years ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆60Jan 28, 2025Updated last year
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆36Apr 7, 2019Updated 6 years ago
- ☆93Feb 24, 2026Updated last week
- 🧟Zombioo is a 2D game, created using Pygame and Python🧟 …☆10Jan 19, 2022Updated 4 years ago
- Simulation package for atmospheric models based on Trixi.jl☆11Updated this week
- FPGA工程合集-涉及图像、通信、接口、算法等，详见WIKI☆11Sep 7, 2024Updated last year
- An open-source 32-bit RISC-V soft-core processor☆45Sep 1, 2025Updated 6 months ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆39Mar 2, 2022Updated 4 years ago
- Libft project from the 42 cursus.☆10Jun 9, 2024Updated last year
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆14Sep 5, 2023Updated 2 years ago
- A Cross-Platform Lightweight 2D Tank Multiplayer Game in Python 2/3☆10Oct 24, 2020Updated 5 years ago
- ☆10Dec 23, 2020Updated 5 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Dec 7, 2025Updated 2 months ago
- 一个简易的正则表达式引擎!☆10Apr 9, 2017Updated 8 years ago
- A feature rich Nano-ITX carrier board for holding the upgradable MU module☆13Sep 1, 2024Updated last year
- Mirror of the Basilisk Browser - Main Repo is at https://repo.palemoon.org/Basilisk-Dev/Basilisk☆14Updated this week
- Core package for the EnergyModelsX framework including a multi horizon operational energy system model without geographical features.☆14Nov 26, 2025Updated 3 months ago
- Direct transcription of an optimal control problem and resolution☆12Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆197Updated this week
- Yet another pdf-mode for Emacs☆11Jun 7, 2021Updated 4 years ago
- A simple TFTP Server and Client Implementation in C.☆13Jan 4, 2020Updated 6 years ago
- Brief tutorial illustrating gprof and AMD uProf☆10Aug 8, 2024Updated last year
- Embedded System Bare-Metal Programming for the STM Nucleo 144 Family. Drivers for DMA,ADC,UART,TIMERS, GPIO,SPI,I2C,RTC,SysTick. No libra…☆14Jun 28, 2025Updated 8 months ago
- Source for jump.dev☆15Feb 25, 2026Updated last week
- Semi-official read-only mirror of the CPython Mercurial repository☆11Oct 23, 2022Updated 3 years ago
- A simple yet fairly fast scheme byte code interpreter written in ANSI C.☆14Mar 28, 2021Updated 4 years ago