My implementation of the RISC-V Single Cycle Processor, based on the Textbook - Digital Design and Computer Architecture: RISC-V Edition by Sarah Harris and David Harris
☆51Oct 12, 2026Updated 3 weeks ago
Alternatives and similar repositories for RISCV_Single_Cycle_Processor
Users that are interested in RISCV_Single_Cycle_Processor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains the design files of RISC-V Single Cycle Core☆90Dec 14, 2023Updated 2 years ago
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago
- A Single Cycle Risc-V 32 bit CPU☆79Jan 14, 2026Updated 9 months ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Vision Craft Studio - Train and Load Custom Computer Vision Deep Learning Models Locally☆12Jul 2, 2025Updated last year
- Single Cycle Processor written in SystemVerilog for executing machine code of RISC-V ISA☆32Apr 23, 2023Updated 3 years ago
- Single Cycle CPU using the RV32I Base Instruction set☆25Nov 5, 2025Updated last year
- ☆10Sep 14, 2021Updated 5 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆18Mar 17, 2019Updated 7 years ago
- Single-Cycle RISC-V Processor in systemverylog☆28Apr 23, 2019Updated 7 years ago
- This repository contains my work from the VLSI System Design (VSD) Workshop on 7nm FinFET Circuit Design and Characterization using the A…☆16Sep 9, 2025Updated last year
- ☆44Jun 24, 2026Updated 4 months ago
- ROS 2 Jazzy TurtleBot 4 maze lab with Gazebo Harmonic, live maze generation, a setup GUI, experiment metrics, and autonomous exploration …☆25Oct 22, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆14Feb 2, 2022Updated 4 years ago
- Minimalistic RV32I RISC-V Processor in System Verilog☆38Sep 6, 2026Updated 2 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆32Jun 22, 2024Updated 2 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆16Jul 31, 2024Updated 2 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆32Jun 4, 2024Updated 2 years ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆45Oct 29, 2023Updated 3 years ago
- Multi-Resolution POMDP Planning for Multi-Object Search in 3D (IROS 2021) | IROS RoboCup Best Paper Award☆10May 15, 2025Updated last year
- Verilog modules for beginners☆30May 27, 2022Updated 4 years ago
- a simple risc processor☆12Aug 30, 2026Updated 2 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Used for hardware trojan detection（Based on Trust_Hub）☆11Jul 30, 2019Updated 7 years ago
- APB master and slave developed in RTL.☆33Oct 25, 2025Updated last year
- Compressed Sensing signal decoding with DNN oracle on STM32☆16Apr 5, 2021Updated 5 years ago
- Turn an RP2040 or RP2350 into an FTDI FT232H JTAG adapter, using PIO☆14Aug 22, 2026Updated 2 months ago
- Pipeline FFT Implementation in Verilog HDL☆179Apr 14, 2019Updated 7 years ago
- I am developing a set of general-purpose shareable data structures for C# and Java all of whose fields are public readonly/final, and use…☆11Sep 20, 2026Updated last month
- Código fuente y ejemplos para el curso 'Matlab y Octave para Ingenieros y Científicos' que imparte la UPM☆11Jun 25, 2017Updated 9 years ago
- RISC-V compliant Timer IP☆14May 10, 2024Updated 2 years ago
- Designing Logical Circuits using CADENCE☆10Feb 18, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12Jul 7, 2020Updated 6 years ago
- TinyBasic interpreted by custom microcoded CPU☆13Oct 26, 2026Updated last week
- 同济微电子的救赎，做你该做的事☆22May 31, 2026Updated 5 months ago
- A 5-Stage Pipelined RISC-V Processor designed and implemented on FPGA (Artix-7 Nexys A7). Supports RV32I instructions set (R, I, S, B, U,…☆14Oct 13, 2025Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆48Mar 2, 2022Updated 4 years ago
- ☆12Apr 3, 2026Updated 7 months ago
- This repo is tutorial on how to contribute to Vyommedha SoC☆12Sep 18, 2025Updated last year