APB master and slave developed in RTL.
☆33Oct 25, 2025Updated last year
Alternatives and similar repositories for apb
Users that are interested in apb are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Structured UVM Course☆77Jan 4, 2024Updated 2 years ago
- Single Cycle CPU using the RV32I Base Instruction set☆25Nov 5, 2025Updated 11 months ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆45Oct 29, 2023Updated 3 years ago
- RTL Design and Verification☆24Jan 4, 2021Updated 5 years ago
- ☆14Aug 8, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A Single Cycle Risc-V 32 bit CPU☆78Jan 14, 2026Updated 9 months ago
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- Single-Cycle RISC-V Processor in systemverylog☆28Apr 23, 2019Updated 7 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆78May 8, 2021Updated 5 years ago
- A progressive course in digital design and verification covering UART, SPI, and I²C — from specification and RTL through UVM-based verifi…☆20May 30, 2026Updated 5 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆90Dec 14, 2023Updated 2 years ago
- AMBA bus lecture material☆11Jan 21, 2020Updated 6 years ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 3 years ago
- This is a detailed SystemVerilog course☆172Mar 4, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆58Jun 19, 2021Updated 5 years ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆47Dec 5, 2019Updated 6 years ago
- Sample UVM code for axi ram dut☆40Dec 14, 2021Updated 4 years ago
- Pequeno R5 (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32IM ISA.☆161Aug 21, 2026Updated 2 months ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆44Mar 25, 2020Updated 6 years ago
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆13Oct 8, 2017Updated 9 years ago
- UVM☆14Mar 16, 2020Updated 6 years ago
- RTL code of some arbitration algorithm☆16Oct 10, 2026Updated 3 weeks ago
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆17Jan 13, 2024Updated 2 years ago
- Single Cycle Processor written in SystemVerilog for executing machine code of RISC-V ISA☆32Apr 23, 2023Updated 3 years ago
- This repository contains the design files of RISC-V Pipeline Core☆78May 11, 2023Updated 3 years ago
- zynq 7000 series training, with z7-lite board☆22Jun 16, 2022Updated 4 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆69Oct 19, 2023Updated 3 years ago
- C++ Tomasulo Algorithm Simulator☆13Mar 15, 2016Updated 10 years ago
- SystemVerilog examples and projects☆21Jun 10, 2025Updated last year
- APB VIP (UVM)☆19Sep 6, 2018Updated 8 years ago
- This course explains the basics of Tcl scripting language, which is embedded in almost all EDA tools and can be used to automate many ope…☆21Jul 11, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python tool for SV/UVM testbench generation and RTL synthesis for Digilent FPGA boards (Vivado default, experimental F4PGA backend)☆57Oct 26, 2026Updated last week
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆23Aug 5, 2023Updated 3 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆126Oct 22, 2026Updated last week
- System Verilog BootCamp☆69Jan 21, 2022Updated 4 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆47Nov 24, 2014Updated 11 years ago
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆235Jan 29, 2024Updated 2 years ago