Single Cycle CPU using the RV32I Base Instruction set
☆24Nov 5, 2025Updated 11 months ago
Alternatives and similar repositories for Single-Cycle-RV32I
Users that are interested in Single-Cycle-RV32I are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Single Cycle Risc-V 32 bit CPU☆78Jan 14, 2026Updated 8 months ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆46Dec 5, 2019Updated 6 years ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆43Mar 25, 2020Updated 6 years ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆45Oct 29, 2023Updated 2 years ago
- Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.☆19Oct 29, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- APB master and slave developed in RTL.☆31Oct 25, 2025Updated 11 months ago
- Single Cycle Processor written in SystemVerilog for executing machine code of RISC-V ISA☆32Apr 23, 2023Updated 3 years ago
- Beti Elektronik - ddApp -10 FPGA Uygulamaları (Eğitim) Seti☆13Dec 31, 2024Updated last year
- VHDL example code☆18Feb 8, 2013Updated 13 years ago
- Pequeno R5 (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32IM ISA.☆161Aug 21, 2026Updated last month
- ☆16Jun 25, 2023Updated 3 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆29Jan 6, 2026Updated 9 months ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆77May 8, 2021Updated 5 years ago
- ☆28Apr 17, 2026Updated 5 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆22May 8, 2025Updated last year
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆31Feb 21, 2024Updated 2 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆41Jun 14, 2019Updated 7 years ago
- Real-Time Image Processing for ASIC/FGPA☆29Feb 23, 2022Updated 4 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆66Jul 5, 2024Updated 2 years ago
- ☆19Nov 24, 2025Updated 10 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆88Nov 2, 2020Updated 5 years ago
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- spoti2wall | Set the Spotify album cover you are currently playing as your wallpaper.☆11May 22, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated 2 months ago
- ☆65Jun 21, 2017Updated 9 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated last month
- Implementation of RISC-V RV32I☆36Aug 30, 2022Updated 4 years ago
- Satisfy all your REST API testing needs.☆10Oct 17, 2022Updated 3 years ago
- Plasmo with-svelte basic example template☆12May 30, 2024Updated 2 years ago
- Reference implementation of RPMI specification as a library.☆18Updated this week
- Verilog HDL implementation of SDRAM controller and SDRAM model☆51Jun 19, 2024Updated 2 years ago
- Structured UVM Course☆77Jan 4, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- 2D Systolic Array Multiplier☆35Aug 22, 2026Updated last month
- Wokwi-example how the display is initialised for different boards☆12Mar 13, 2023Updated 3 years ago
- CLI tool that applies an ASCII filter to video or image.☆13Jun 20, 2023Updated 3 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆138Dec 17, 2023Updated 2 years ago
- Repository containing ULX3S blink LED binaries☆16May 16, 2022Updated 4 years ago
- UART implementation using verilog☆39Feb 14, 2023Updated 3 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆246Updated this week