Single Cycle CPU using the RV32I Base Instruction set
☆24Nov 5, 2025Updated 10 months ago
Alternatives and similar repositories for Single-Cycle-RV32I
Users that are interested in Single-Cycle-RV32I are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Single Cycle Risc-V 32 bit CPU☆78Jan 14, 2026Updated 8 months ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆45Dec 5, 2019Updated 6 years ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆42Mar 25, 2020Updated 6 years ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆44Oct 29, 2023Updated 2 years ago
- A public repository discussing the PULP (Parallel Ultra Low Power) platform for open-source RISC-V processors and associated software.☆33Nov 18, 2025Updated 10 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.☆19Oct 29, 2024Updated last year
- Single Cycle Processor written in SystemVerilog for executing machine code of RISC-V ISA☆32Apr 23, 2023Updated 3 years ago
- Beti Elektronik - ddApp -10 FPGA Uygulamaları (Eğitim) Seti☆13Dec 31, 2024Updated last year
- VHDL example code☆18Feb 8, 2013Updated 13 years ago
- Board definition files and initial example programs☆23Aug 7, 2021Updated 5 years ago
- dji drone id sync demod example☆18Nov 14, 2022Updated 3 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆89Dec 14, 2023Updated 2 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆77May 8, 2021Updated 5 years ago
- ☆16May 6, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆21May 8, 2025Updated last year
- Verilog digital signal processing components☆193Oct 30, 2022Updated 3 years ago
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆31Feb 21, 2024Updated 2 years ago
- Real-Time Image Processing for ASIC/FGPA☆28Feb 23, 2022Updated 4 years ago
- 🔍 Soothing pastel theme for ImHex☆30May 30, 2024Updated 2 years ago
- FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz☆20Nov 15, 2021Updated 4 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆66Jul 5, 2024Updated 2 years ago
- ☆19Nov 24, 2025Updated 9 months ago
- A web-based graphical simulator of a simple 32-bit, single-cycle implementation of RISC-V☆29Mar 16, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This repository contains the design files of RISC-V Pipeline Core☆75May 11, 2023Updated 3 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆120Updated this week
- This is a verilog implementation of 4x4 systolic array multiplier☆86Nov 2, 2020Updated 5 years ago
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- spoti2wall | Set the Spotify album cover you are currently playing as your wallpaper.☆11May 22, 2024Updated 2 years ago
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆26Jul 9, 2025Updated last year
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated last month
- RISC-V Double Trap Fast-Track Extension☆15Mar 10, 2026Updated 6 months ago
- ☆65Jun 21, 2017Updated 9 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆101Aug 20, 2026Updated 3 weeks ago
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated last year
- Satisfy all your REST API testing needs.☆10Oct 17, 2022Updated 3 years ago
- ☆12Aug 31, 2023Updated 3 years ago
- Reference implementation of RPMI specification as a library.☆17Sep 1, 2026Updated 2 weeks ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆50Jun 19, 2024Updated 2 years ago
- Structured UVM Course☆77Jan 4, 2024Updated 2 years ago