uwsampl / lastlayerLinks
Towards Hardware and Software Continuous Integration
☆13Updated 5 years ago
Alternatives and similar repositories for lastlayer
Users that are interested in lastlayer are comparing it to the libraries listed below
Sorting:
- ☆15Updated 3 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Bluespec BSV HLHDL tutorial☆110Updated 9 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- A Hardware Pipeline Description Language☆49Updated 3 months ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 3 years ago
- Floating point modules for CHISEL☆31Updated 11 years ago
- ☆24Updated 4 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- FPGA-based HyperLogLog Accelerator☆12Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- The OpenPiton Platform☆28Updated 2 years ago
- An introductory guide to Bluespec (BSV)☆66Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆104Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ☆88Updated 2 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- CoMeT is a new low-cost RowHammer mitigation that uses Count-Min Sketch-based aggressor row tracking, as described in our HPCA'24 paper h…☆10Updated last year
- ☆30Updated 6 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 6 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ILA Model Database☆24Updated 5 years ago