uwsampl / lastlayer
Towards Hardware and Software Continuous Integration
☆13Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for lastlayer
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆49Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆23Updated 4 years ago
- Floating point modules for CHISEL☆28Updated 10 years ago
- A hardware synthesis framework with multi-level paradigm☆37Updated last year
- ☆14Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆19Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆19Updated 4 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆71Updated 9 years ago
- DASS HLS Compiler☆27Updated last year
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆47Updated 5 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 4 months ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- A Hardware Pipeline Description Language☆41Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆36Updated last week
- ☆27Updated 5 years ago
- ILA Model Database☆20Updated 4 years ago
- ☆25Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- CGRA framework with vectorization support.☆19Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆44Updated last year
- Tutorial for integrating PyMTL and Vivado HLS☆17Updated 8 years ago
- ☆23Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago