RoCEv2 hardware implementation in Bluespec SystemVerilog
☆37Feb 26, 2026Updated 7 months ago
Alternatives and similar repositories for blue-rdma
Users that are interested in blue-rdma are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.☆75Sep 30, 2026Updated last week
- Get Started From Here. The main repo for the whole open-rdma project. Including introduction, hands-on guide, new events and many other t…☆379Sep 1, 2026Updated last month
- ☆22Jul 28, 2016Updated 10 years ago
- Datanlord's RDMA nic driver☆12Sep 12, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13May 30, 2024Updated 2 years ago
- ☆27Jan 22, 2023Updated 3 years ago
- ☆12Mar 27, 2024Updated 2 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆179Mar 20, 2025Updated last year
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Sep 22, 2018Updated 8 years ago
- An Automated Performance Optimization Framework for P4-Programmable SmartNICs☆28Nov 18, 2023Updated 2 years ago
- Linux based user-space RSHIM driver for the Mellanox BlueField SoC☆36Oct 6, 2026Updated last week
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- Share JTAG chain within RISCV core and Xilinx FPGA.☆10Sep 17, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Public release☆60Sep 3, 2019Updated 7 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆460Updated this week
- An Agile Chisel-Based SoC Design Framework☆25Dec 29, 2021Updated 4 years ago
- Scaling Up Memory Disaggregated Applications with SMART (ASPLOS 24): Predecessor of Mooncake TE☆34Jul 23, 2026Updated 2 months ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- ☆35Jan 21, 2021Updated 5 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆39Jan 2, 2024Updated 2 years ago
- AMD OpenNIC Shell includes the HDL source files☆159Jan 2, 2025Updated last year
- L1 Data, L1 Instruction and L2 Unified Cache Design☆16Aug 21, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆107Feb 22, 2023Updated 3 years ago
- ☆15Sep 10, 2017Updated 9 years ago
- Rust Python bindings with Hpy☆11Sep 29, 2021Updated 5 years ago
- ROLEX: A Scalable RDMA-oriented Learned Key-Value Store for Disaggregated Memory Systems☆81Jun 8, 2023Updated 3 years ago
- AMD OpenNIC Project Overview☆347Dec 20, 2022Updated 3 years ago
- ☆14May 15, 2023Updated 3 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆109Jun 23, 2018Updated 8 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 3 years ago
- 国产VU13P加速卡资料☆86Mar 17, 2025Updated last year
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆57Aug 1, 2026Updated 2 months ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 4 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆969Aug 3, 2026Updated 2 months ago