RoCEv2 hardware implementation in Bluespec SystemVerilog
☆37Feb 26, 2026Updated 4 months ago
Alternatives and similar repositories for blue-rdma
Users that are interested in blue-rdma are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.☆67Jun 7, 2026Updated last month
- Get Started From Here. The main repo for the whole open-rdma project. Including introduction, hands-on guide, new events and many other t…☆326May 22, 2026Updated 2 months ago
- Datanlord's RDMA nic driver☆12Sep 12, 2024Updated last year
- ☆13May 30, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆27Jan 22, 2023Updated 3 years ago
- ☆11Mar 27, 2024Updated 2 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆176Mar 20, 2025Updated last year
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Sep 22, 2018Updated 7 years ago
- An Automated Performance Optimization Framework for P4-Programmable SmartNICs☆28Nov 18, 2023Updated 2 years ago
- Linux based user-space RSHIM driver for the Mellanox BlueField SoC☆35Updated this week
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- Share JTAG chain within RISCV core and Xilinx FPGA.☆10Sep 17, 2019Updated 6 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆434Jul 14, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Public release☆59Sep 3, 2019Updated 6 years ago
- An Agile Chisel-Based SoC Design Framework☆25Dec 29, 2021Updated 4 years ago
- Scaling Up Memory Disaggregated Applications with SMART (ASPLOS 24): Predecessor of Mooncake TE☆35Updated this week
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- ☆36Jan 21, 2021Updated 5 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆39Jan 2, 2024Updated 2 years ago
- AMD OpenNIC Shell includes the HDL source files☆146Jan 2, 2025Updated last year
- L1 Data, L1 Instruction and L2 Unified Cache Design☆16May 26, 2026Updated last month
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆106Feb 22, 2023Updated 3 years ago
- An introductory guide to Bluespec (BSV)☆69May 4, 2019Updated 7 years ago
- Rust Python bindings with Hpy☆11Sep 29, 2021Updated 4 years ago
- ROLEX: A Scalable RDMA-oriented Learned Key-Value Store for Disaggregated Memory Systems☆81Jun 8, 2023Updated 3 years ago
- AMD OpenNIC Project Overview☆334Dec 20, 2022Updated 3 years ago
- ☆14May 15, 2023Updated 3 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆109Jun 23, 2018Updated 8 years ago
- 国产VU13P加速卡资料☆85Mar 17, 2025Updated last year
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆56Mar 22, 2026Updated 4 months ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆943Jul 14, 2026Updated last week
- Single-source shortest paths accelerated with AWS F1 FPGA☆14May 2, 2018Updated 8 years ago