datenlord / blue-rdmaLinks
RoCEv2 hardware implementation in Bluespec SystemVerilog
☆29Updated 11 months ago
Alternatives and similar repositories for blue-rdma
Users that are interested in blue-rdma are comparing it to the libraries listed below
Sorting:
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆26Updated 3 years ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆30Updated last year
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆21Updated 2 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆129Updated 3 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆68Updated 8 months ago
- ☆20Updated 2 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆49Updated last month
- The hardware implementation of UDP in Bluespec SystemVerilog☆12Updated last year
- corundum work on vu13p☆19Updated last year
- This repo contains the Limago code☆86Updated 3 months ago
- Framework for FPGA-accelerated Middlebox Development☆45Updated 2 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 11 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated 2 weeks ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆81Updated 3 years ago
- ☆25Updated 4 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆23Updated 2 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆39Updated 7 years ago
- ☆34Updated 8 months ago
- Verilog Content Addressable Memory Module☆108Updated 3 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- ☆16Updated 3 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- Re-coded Xilinx primitives for Verilator use☆50Updated 2 months ago
- AMD OpenNIC Shell includes the HDL source files☆126Updated 8 months ago
- NVMe Controller featuring Hardware Acceleration☆93Updated 4 years ago
- Virtio implementation in SystemVerilog☆47Updated 7 years ago
- ☆13Updated 4 years ago