RoCEv2 hardware implementation in Bluespec SystemVerilog
☆36Feb 26, 2026Updated last week
Alternatives and similar repositories for blue-rdma
Users that are interested in blue-rdma are comparing it to the libraries listed below
Sorting:
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- ☆21Jul 28, 2016Updated 9 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆30Nov 3, 2025Updated 4 months ago
- RoCE v2 hardware and software implementation☆184Sep 26, 2024Updated last year
- Datanlord's RDMA nic driver☆12Sep 12, 2024Updated last year
- ☆14May 15, 2023Updated 2 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- ☆27Jan 22, 2023Updated 3 years ago
- An Automated Performance Optimization Framework for P4-Programmable SmartNICs☆28Nov 18, 2023Updated 2 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 11 years ago
- ☆13May 30, 2024Updated last year
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆34Jan 2, 2024Updated 2 years ago
- BiSUNA framework specialized to compile for the Xilinx Alveo U50☆13Dec 3, 2020Updated 5 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- ☆13Jan 20, 2021Updated 5 years ago
- ☆36Jan 21, 2021Updated 5 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆32Sep 22, 2018Updated 7 years ago
- Public release☆58Sep 3, 2019Updated 6 years ago
- A small Neural Network Processor for Edge devices.☆16Nov 22, 2022Updated 3 years ago
- Convert json descriptions of quant algorithms to verilog HDL.☆13Jul 3, 2020Updated 5 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- Artifacts for the "BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling" paper that appears in NSDI '24.☆21Apr 23, 2024Updated last year
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 7 years ago
- Matrix Multiplication in Hardware☆16Jun 3, 2020Updated 5 years ago
- OPAE porting to Xilinx FPGA devices.☆39Aug 5, 2020Updated 5 years ago
- ☆14Jul 28, 2016Updated 9 years ago
- 国产VU13P加速卡资料☆83Mar 17, 2025Updated 11 months ago
- ☆21Feb 15, 2023Updated 3 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆21Dec 10, 2018Updated 7 years ago
- Host software for running SSITH processors on AWS F1 FPGAs☆20Jul 20, 2021Updated 4 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆163Mar 20, 2025Updated 11 months ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- ☆27Jun 12, 2022Updated 3 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆53Jan 31, 2026Updated last month