datenlord / blue-rdmaLinks
RoCEv2 hardware implementation in Bluespec SystemVerilog
☆25Updated 8 months ago
Alternatives and similar repositories for blue-rdma
Users that are interested in blue-rdma are comparing it to the libraries listed below
Sorting:
- Ethernet switch implementation written in Verilog☆47Updated last year
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆45Updated last month
- ☆30Updated 6 months ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆27Updated last year
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆79Updated 3 years ago
- Framework for FPGA-accelerated Middlebox Development☆44Updated 2 years ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆28Updated 10 months ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆37Updated 6 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆25Updated 3 years ago
- corundum work on vu13p☆18Updated last year
- Verilog PCI express components☆22Updated last year
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆32Updated last year
- ☆16Updated 3 years ago
- Simple hash table on Verilog (SystemVerilog)☆49Updated 9 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆126Updated 3 years ago
- ☆23Updated 4 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆22Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 5 months ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆47Updated 4 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Ethernet interface modules for Cocotb☆65Updated last year
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆38Updated last year
- Verilog Ethernet components for FPGA implementation☆20Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆78Updated last week
- Distributed Accelerator OS☆62Updated 3 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆49Updated last year
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆51Updated 4 years ago