RoCEv2 hardware implementation in Bluespec SystemVerilog
☆36Feb 26, 2026Updated 2 months ago
Alternatives and similar repositories for blue-rdma
Users that are interested in blue-rdma are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- ☆27Jan 22, 2023Updated 3 years ago
- Datanlord's RDMA nic driver☆12Sep 12, 2024Updated last year
- ☆13May 30, 2024Updated last year
- Get Started From Here. The main repo for the whole open-rdma project. Including introduction, hands-on guide, new events and many other t…☆209Apr 16, 2026Updated 2 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Sep 22, 2018Updated 7 years ago
- An Automated Performance Optimization Framework for P4-Programmable SmartNICs☆28Nov 18, 2023Updated 2 years ago
- Public release☆58Sep 3, 2019Updated 6 years ago
- ☆36Jan 21, 2021Updated 5 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆36Jan 2, 2024Updated 2 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆32Nov 3, 2025Updated 6 months ago
- ☆14May 15, 2023Updated 2 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 国产VU13P加速卡资料☆83Mar 17, 2025Updated last year
- ☆23Feb 15, 2023Updated 3 years ago
- Single-source shortest paths accelerated with AWS F1 FPGA☆14May 2, 2018Updated 8 years ago
- Host software for running SSITH processors on AWS F1 FPGAs☆20Jul 20, 2021Updated 4 years ago
- ☆10May 15, 2018Updated 7 years ago
- Convert json descriptions of quant algorithms to verilog HDL.☆14Jul 3, 2020Updated 5 years ago
- ☆14Jul 28, 2016Updated 9 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- ☆12Dec 27, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Reed-Solomon Coding with Interleaving , available as a C program and python module.☆10Jun 2, 2015Updated 10 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆16Updated this week
- Matrix Multiplication in Hardware☆16Jun 3, 2020Updated 5 years ago
- A small Neural Network Processor for Edge devices.☆19Nov 22, 2022Updated 3 years ago
- LeapIO: Efficient and Portable Virtual NVMe Storage on ARM SoCs (ASPLOS'20)☆30Oct 3, 2021Updated 4 years ago
- ☆12Aug 12, 2022Updated 3 years ago
- An introductory guide to Bluespec (BSV)☆67May 4, 2019Updated 7 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆167Mar 20, 2025Updated last year
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17May 20, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- OPAE porting to Xilinx FPGA devices.☆40Aug 5, 2020Updated 5 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- Artifacts for the "BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling" paper that appears in NSDI '24.☆22Apr 23, 2024Updated 2 years ago
- LAPACK source of choice☆14Oct 6, 2025Updated 6 months ago
- ☆13Feb 8, 2021Updated 5 years ago
- BiSUNA framework specialized to compile for the Xilinx Alveo U50☆13Dec 3, 2020Updated 5 years ago
- Linda is a simple dispatcher library.☆12Jun 4, 2019Updated 6 years ago