socrocket / coreLinks
SoCRocket - Core Repository
☆38Updated 8 years ago
Alternatives and similar repositories for core
Users that are interested in core are comparing it to the libraries listed below
Sorting:
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- Archives of SystemC from The Ground Up Book Exercises☆33Updated 2 years ago
- ☆67Updated 2 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆121Updated last week
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Public release☆56Updated 6 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated last week
- A repository for SystemC Learning examples☆71Updated 3 years ago
- ☆67Updated 4 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- PCI Express controller model☆68Updated 3 years ago
- Platform Level Interrupt Controller☆43Updated last year
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆49Updated 2 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 4 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 10 months ago