SoCRocket - Core Repository
☆38Mar 6, 2017Updated 8 years ago
Alternatives and similar repositories for core
Users that are interested in core are comparing it to the libraries listed below
Sorting:
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆11Jan 17, 2024Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆90Oct 8, 2024Updated last year
- Algorithmic C Machine Learning Library☆26Jan 6, 2026Updated last month
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- RISC-V SystemC-TLM simulator☆340Feb 20, 2026Updated last week
- A survey on architectural simulators focused on CPU caches.☆16Feb 8, 2020Updated 6 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated this week
- Public release☆58Sep 3, 2019Updated 6 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- A tool for modeling FSMs by VHDL or Verilog☆11Feb 19, 2026Updated last week
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 2 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆11Feb 22, 2018Updated 8 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆293Oct 30, 2025Updated 3 months ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)☆30Aug 23, 2018Updated 7 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆130Feb 19, 2026Updated last week
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- Conda-driven Concourse CI for package building☆13Nov 3, 2023Updated 2 years ago
- Signal analyzer CSV to IEEE 1364-2001 VCD file format converter.☆11Aug 13, 2021Updated 4 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- A modeling library with virtual components for SystemC and TLM simulators☆180Updated this week
- ☆31Oct 2, 2023Updated 2 years ago
- TLMu - Transaction Level eMulator☆36Nov 27, 2014Updated 11 years ago
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 2 years ago
- VCD (Value Change Dump) Tracing for C++☆14Updated this week
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Feb 11, 2026Updated 2 weeks ago
- gdb python scripts for SystemC design introspection and tracing☆32Mar 24, 2019Updated 6 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- simulating connection of micro processor and accelerator on a bus context with systemc language☆17Jul 22, 2018Updated 7 years ago