socrocket / coreLinks
SoCRocket - Core Repository
☆37Updated 8 years ago
Alternatives and similar repositories for core
Users that are interested in core are comparing it to the libraries listed below
Sorting:
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 8 months ago
- openHMC - an open source Hybrid Memory Cube Controller☆49Updated 9 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated 2 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- Platform Level Interrupt Controller☆41Updated last year
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆37Updated 8 years ago
- ☆59Updated 4 years ago
- Hardware Verification library for C++, SystemC and SystemVerilog☆30Updated 12 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆47Updated 4 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆39Updated last month
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆105Updated this week
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆46Updated 2 months ago
- ☆96Updated last year
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- ☆20Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated last month
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated 11 months ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 6 months ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- Verilator open-source SystemVerilog simulator and lint system☆39Updated 2 weeks ago
- hardware library for hwt (= ipcore repo)☆39Updated last week
- General Purpose AXI Direct Memory Access☆51Updated last year