socrocket / coreLinks
SoCRocket - Core Repository
☆37Updated 8 years ago
Alternatives and similar repositories for core
Users that are interested in core are comparing it to the libraries listed below
Sorting:
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Platform Level Interrupt Controller☆40Updated last year
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆45Updated last month
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 7 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated last month
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆38Updated last week
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- Hardware Verification library for C++, SystemC and SystemVerilog☆30Updated 12 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆29Updated 10 months ago
- Advanced Debug Interface☆15Updated 4 months ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆47Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- PCI Express controller model☆57Updated 2 years ago
- ☆58Updated 4 years ago
- ☆29Updated last month
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆17Updated 11 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆37Updated 8 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆22Updated 5 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago