SoCRocket - Core Repository
☆39Mar 6, 2017Updated 9 years ago
Alternatives and similar repositories for core
Users that are interested in core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆90Apr 13, 2026Updated 3 months ago
- RISC-V SystemC-TLM simulator☆358Feb 20, 2026Updated 5 months ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- Public release☆59Sep 3, 2019Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆13Feb 22, 2018Updated 8 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- Algorithmic C Machine Learning Library☆29Jul 6, 2026Updated last month
- NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)☆31Aug 23, 2018Updated 7 years ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- simulating connection of micro processor and accelerator on a bus context with systemc language☆17Jul 22, 2018Updated 8 years ago
- TLMu - Transaction Level eMulator☆35Nov 27, 2014Updated 11 years ago
- A survey on architectural simulators focused on CPU caches.☆16Feb 8, 2020Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆58Jul 3, 2026Updated last month
- Eric's branch of Doxverilog (doxygen + doxverilog patch)☆15Jun 6, 2012Updated 14 years ago
- A tool for modeling FSMs by VHDL or Verilog☆14Aug 3, 2026Updated last week
- Angstrom repository with updated layers file☆11Jul 9, 2021Updated 5 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Jul 20, 2026Updated 3 weeks ago
- gdb python scripts for SystemC design introspection and tracing☆32Mar 24, 2019Updated 7 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆138Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated 2 months ago
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 3 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆300Jul 23, 2026Updated 2 weeks ago
- Signal analyzer CSV to IEEE 1364-2001 VCD file format converter.☆11Aug 13, 2021Updated 4 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 9 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆313Jul 29, 2026Updated last week
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A modeling library with virtual components for SystemC and TLM simulators☆196Updated this week
- NVMe-oF for Windows.☆15Feb 4, 2023Updated 3 years ago
- A powerful and modern open-source architecture description language.☆49Oct 18, 2017Updated 8 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆178Jun 18, 2020Updated 6 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Jan 28, 2026Updated 6 months ago
- ☆20Feb 9, 2020Updated 6 years ago