Alternatives and similar repositories for FAST9-Accelerator

Users that are interested in FAST9-Accelerator are comparing it to the libraries listed below

• cornell-zhang / facedetect-fpga
  ☆44Updated 5 years ago
• slongfield / StereoCensus
  Verilog Implementation of the Census Transform Stereo Vision algorithm
  ☆29Updated 2 years ago
• jamesrivas / FPGA_Stereo_Depth_Map
  ☆23Updated 11 years ago
• Xilinx / SDSoC_Examples
  ☆84Updated 5 years ago
• DreamIP / haddoc2
  Caffe to VHDL
  ☆68Updated 5 years ago
• lankas / SqueezeNet
  ☆39Updated 8 years ago
• PUTvision / FPGA-FAST
  FPGA FAST image feature detector implementation in VHDL
  ☆38Updated 2 years ago
• Xilinx / SDSoC-Tutorials
  SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials
  ☆154Updated 5 years ago
• jiaaom / HPDLA
  Systolic-array based Deep Learning Accelerator generator
  ☆26Updated 4 years ago
• nbrummel / SIFT-implementation-in-Verilog
  Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations
  ☆41Updated 11 years ago
• onioncc / iSmartDNN
  Light-weighted neural network inference for object detection on small-scale FPGA board
  ☆93Updated 6 years ago
• brianhill11 / FPGA-CNN
  This repo is for ECE44x (Fall2015-Spring2016)
  ☆20Updated 7 years ago
• brianwchh / zynq-VDMA-driver-StereoVisionApp
  ☆14Updated 2 years ago
• kinap / AES-Processor
  AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…
  ☆16Updated 8 years ago
• sopynq / huffman-encoding-core
  Huffman encoding core (Vivado HLS Project)
  ☆12Updated 5 years ago
• pulp-platform / pulp-dsp
  ☆35Updated 2 years ago
• FelixWinterstein / Vivado-KMeans
  Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs
  ☆48Updated 8 years ago
• hirayaku / DAC2018-TGIIF
  The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track
  ☆90Updated 6 years ago
• Xilinx / Embedded-Reference-Platforms-User-Guide
  Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …
  ☆11Updated last year
• hlslibs / hls_tutorials
  Tutorials on HLS Design
  ☆52Updated 5 years ago
• Xilinx / xfopencv
  ☆338Updated 5 years ago
• nachiket / papaa-opencl
  OpenCL Labs for PAPAA Summer School 2016 Edition
  ☆46Updated 8 years ago
• g0kul / vcnn
  Verilog Convolutional Neural Network on PYNQ
  ☆28Updated 7 years ago
• malkadi / FGPU_IPython
  ☆24Updated 7 years ago
• PeterOgden / overlay_tutorial
  Premade bitstreams and block designs to complemented the PYNQ overlay tutorial
  ☆40Updated 3 years ago
• yangjl-cs / stereo-vision-fpga
  Real-time binocular stereo vision FPGA system with OV5640 cameras
  ☆79Updated 3 years ago
• SanjayRai / PCIE_AXI_BRIDGE
  Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices
  ☆30Updated 9 years ago
• ztgao / ConvNN_FPGA_Accelerator
  ☆14Updated 9 years ago
• yunqu / dac_2018
  Design contest for DAC 2018
  ☆17Updated 7 years ago
• CSL-KU / firesim-nvdla
  FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud
  ☆163Updated 3 years ago