FAST-9 Accelerator for Corner Detection
☆38Jan 1, 2021Updated 5 years ago
Alternatives and similar repositories for FAST9-Accelerator
Users that are interested in FAST9-Accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design real-time image processing, object recognition and PID control for Autonomous Drone.☆35Nov 26, 2017Updated 8 years ago
- FPGA FAST image feature detector implementation in VHDL☆38Nov 14, 2022Updated 3 years ago
- Using opencv3.3.1&C++ to compare ORB、SIFT、SURF、FAST features detect algorithms.☆10Sep 27, 2018Updated 7 years ago
- C source code for FAST corner detectors☆104Apr 18, 2018Updated 8 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Nov 6, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆10Feb 27, 2020Updated 6 years ago
- ☆31Aug 19, 2019Updated 6 years ago
- MAESTRO binary release☆23Nov 14, 2019Updated 6 years ago
- Library of generic verilog buildingblocks☆17Dec 25, 2025Updated 6 months ago
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆15May 3, 2012Updated 14 years ago
- Examples of TI-C6678 DSP☆16Jul 6, 2019Updated 7 years ago
- 2D discrete cosine transform (DCT) of an 8x8 image in verilog HDL☆16Sep 2, 2022Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆22Dec 10, 2022Updated 3 years ago
- Virtual Platform for AWS FPGA support☆16Oct 19, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Implementing Different Adder Structures in Verilog☆77Sep 3, 2019Updated 6 years ago
- ☆36Mar 8, 2023Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- Cryptonight Monero Verilog code for ASIC☆20Mar 29, 2018Updated 8 years ago
- Programmatically control ROS Bag files.☆13Sep 5, 2017Updated 8 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- ☆22Apr 8, 2025Updated last year
- A repository of IPs for hardware computer vision (FPGA)☆97Oct 21, 2015Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆23Mar 15, 2025Updated last year
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- ☆37Jun 19, 2023Updated 3 years ago
- Processor module for CubeSat satellites, developed primarily for the ArduSat-X and ArduSat-1 missions☆14Sep 1, 2019Updated 6 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- Right Handed MSCKF with Hamiltonian Quaternions☆18Dec 22, 2019Updated 6 years ago
- Convert AEDAT4 files from DV into AEDAT-2.0 files for jAER☆10Feb 23, 2024Updated 2 years ago
- OpenCASCADE wrappers for Lisp☆15Apr 18, 2026Updated 3 months ago
- Implementation of RSA algorithm on FPGA using Verilog☆27Aug 1, 2018Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Examples from the book by Deschamps et al. https://www.amazon.com/Implementation-Arithmetic-Functions-Electrical-Engineering/dp/940072986…☆20Apr 17, 2019Updated 7 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- RISC-V assembler/simulator with GUI☆13Jul 31, 2022Updated 3 years ago
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 11 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 8 years ago
- Coarse Grained Reconfigurable Array Generator☆20Jun 8, 2026Updated last month